

N32G031x6/x8

Product Brief

The N32G031 series adopts a 32-bit Cortex[®]-M0 core, operating frequency up to 48MHz. The devices integrate up to 64KB embedded flash, 8KBSRAM, multiple communication bus interfaces like U(S)ART, I²C, SPI, and analog interfaces such as 1x12bit 1Msps ADC, 1xOPAMP and 1xCOMP.

Key Features

- CPU core
 - A 32-bit general-purpose microcontroller based on the Cortex®-M0 core, single-cycle hardware multiply instruction
 - Maximum frequency up to 48MHz
- Memories
 - Up to 64KByte of embedded Flash
 - 1. Supports encrypted storage function
 - 2. Supports hardware ECC check
 - 3. Supports 100,000 erase/write cycles, 10 years data retention
 - Up to 8KByte of embedded SRAM, supports hardware parity check
- Low power management
 - Stop mode: RTC Run, maximum 8Kbyte SRAM retention, CPU register retention, all IO retention
 - Power Down mode: supports 3 IO wakeup
- Clock
 - HSE: 4MHz~20MHz high-speed external crystal oscillator
 - LSE: 32.768KHz low-speed external crystal oscillator
 - HSI: high-speed internal RC 8MHz
 - LSI: low-speed internal RC 30KHz
 - Embedded high-speed PLL
 - Supports 2-channels clock output, configurable as system clock, HSI, HSE, LSI, LSE or PLL divisional output.
- Reset
 - Supports power-on/power-down/external pin reset
 - Supports watchdog reset
- Communication interfaces
 - 3x U(S)ART interfaces with maximum rate up to 3 Mbps



- 1. 2x USART interfaces (support 1xISO7816, 1xIrDA, LIN)
- 2. 1x LPUART interface (supports low power mode, the maximum rate up to 9600bps in this mode, can wake up chip from STOP mode)
- 2x SPI interfaces with speed up to 18MHz, one of which supports multiplexing with I²S
- 2x I²C interfaces with speed up to 1 MHz, which can be configured in master/slave mode and support dual address response in slave mode
- Analog Interfaces
 - 1x 12-bit 1Msps ADC, up to 12 external single-ended input channels
 - 1x OPAMP, operational amplifier with built-in up to 32 times programmable gain amplifier(PGA)
 - 1x COMP, the high-speed analog comparator has an embedded 64-level adjustable reference
- GPIOs
 - Up to 40 GPIOs
 - Support multiplexed functions
- DMA controller
 - 1x high-speed DMA controllers
 - Each controller supports 5 channels
 - Channel source address and destination address can be configured arbitrarily
- RTC real-time clock
 - Supports leap-year calendar, alarm events, periodic wakeup, supports internal and external clock calibration.
- Beeper
 - 1x Beeper, supports complementary output, 16mA output drive capacity
- Timers
 - 2x 16-bit advanced timers
 - 1. Supports input capture, complementary output, orthogonal encoding input etc
 - 2. Each timer has 4 independent channels, 3 of which support 6-channel complementary PWM output
 - 1x 16-bit general-purpose timer
 - 1. Supports input capture/output compare/PWM output
 - 2. Each timer has 4 independent channels
 - 1x 16-bit basic timer




- 1x 16-bit low power timer
- 1x 24-bit SysTick timer
- 1x 7-bit Window Watchdog (WWDG)
- 1x 12-bit Independent Watchdog (IWDG)
- Programming methods
 - Supports SWD debugging interface
 - Supports UART Bootloader
- Hardware Divider(HDIV) And Square Root(SQRT)
- Security features
 - Flash storage encryption
 - CRC16/32 computation
 - Supports write protection(WRP), multiple levels of read protection(RDP) (L0/L1/L2)
 - Supports external clock failure detection, anti-tamper detection
- 96-bit UID and 128-bit UCID
- Operating conditions
 - Operating voltage range: 1.8V~5.5V
 - Operating temperature range: -40°C~105°C
 - ESD: ±4KV (HBM model), ±1KV (CDM model)
- Packages
 - UFQFPN20(3mm x 3mm)
 - TSSOP20(6.5mm x 4.4mm)
 - QFN32(4mm x 4mm)
 - QFN32(5mm x 5mm)
 - LQFP32(7mm x 7mm)
 - LQFP48(7mm x 7mm)
- Ordering information

Reference	Part Number	
N32G031x6 N32G031x8	N32G031F6U7, N32G031F6S7, N32G031K6L7, N32G031K6Q7, N32G031K6Q7-1, N32G031F8U7, N32G031F8S7, N32G031K8L7, N32G031K8Q7, N32G031K8Q7-1, N32G031C8L7	



1 Naming Convention

Figure 1-1 N32G031 Series Part Number Information





2 Product Configurations

Device		N32G031	N32G031	N32G031	N32G031	N32G031	N32G031
		F8U7	F8S7	K8Q7	K8Q7-1	K8L7	C8L7
Flash capacity (KB)		32	32	32	32	32	64
SRAM capacity (KB)		8	8	8	8	8	8
CPU frequency		ARM Cortex-M0 @48MHz					
Operating conditions		1.8~5.5V/-40~105 °C					
	General	1					
Timers	Advanced	2					
	Basic	1					
	LPTIM	1					
	RTC	1					
	SPI			2			
	I ² S	1					
Communication interfaces	I ² C	2					
	USART	2					
	LPUART	1					
GPIO		16	5	2	8	26	40
DMA		1					
DMA channels DMA channels		5 Channels					
12bit ADC number of channels		1x12bit 7Channel	1x12bit 9Channel		1x12bit 10Channel		1x12bit 12Channe 1
OPA/COMP		1/1					
Beeper		1					
Algorithm support		CRC16/CRC32					
Security protection		Read and write protection (RDP/WRP), storage encryption					
Security protec	tion	Rea	ad and write p	protection (RE	0P/WRP), stoi	rage encryptic	on

Table 2-1 N32G031 Series Devices Features and Peripheral List(1)

Notes:

⁽¹⁾ QFN32(5mm x 5mm)

⁽²⁾ QFN32(4mm x 4mm)

5 / 16



Device		N32G031F6U7	N32G031F6S7	N32G031K6Q7	N32G031K6Q7-1	N32G031K6L7		
Flash capacity (KB)		32	32	32	32	32		
SRAM capacity (KB)		8	8	8	8	8		
CPU fre	equency	ARM Cortex-M0 @48MHz						
Operating e	nvironment	1.8~5.5V/-40~105°C						
	General	1						
	Advanced	2						
Timers	Basic	1						
	LPTIM	1						
	RTC	1						
Communica tion I ² C interfaces USAR	SPI	2						
	I^2S	1						
	I ² C	2						
	USART	2						
	LPUART	1						
GPIO		1	6		26			
DN	ЛА			1				
DMA channels		5 Channels						
12bit ADC number of channels		1x12bit 7Channel	1x12bit 9Channel	1x12bit 10Channel				
OPA/COMP		1/1						
Beeper		1						
Algorithm support		CRC16/CRC32						
Security protection		Read and write protection (RDP/WRP), storage encryption						
Package		General	TSSOP20	QFN32 ⁽¹⁾	QFN32 ⁽²⁾	LQFP32		

Table 2-1 N32G031 Series Devices Features and Peripheral List(2)

Notes:


⁽¹⁾ QFN32(5mm x 5mm)


⁽²⁾ QFN32(4mm x 4mm)



3 Packages


- 3.1 LQFP48 Package
- 3.1.1 LQFP48 Pin Assignment








3.1.2 LQFP48(7mm x 7mm) Package Dimensions






3.2 LQFP32 Package

3.2.1 LQFP32 Pin Assignment




3.2.2 LQFP32(7mm x 7mm) Package Dimensions






3.3 QFN32 Package

3.3.1 QFN32(5mm x 5mm) Pin Assignment



3.3.2 QFN32(5mm x 5mm) Package Dimensions




10 / 16

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg




3.4 QFN32 Package

3.4.1 QFN32(4mm x 4mm) Pin Assignment




3.4.2 QFN32(4mm x 4mm) Package Dimensions






3.5 UFQFPN20 Package

3.5.1 UFQFPN20 Pin Assignment






3.5.2 UFQFPN20(3mm x 3mm) Package Dimensions






3.6 TSSOP20 Package

3.6.1 TSSOP20 Pin Assignment



3.6.2 TSSOP20(6.5mm x 4.4mm) Package Dimensions





4 Version History

Version	Date	Changes
V1.0.0	2021.9.15	Initial release
V1.0.1	2022.1.13	Modified the size of Retention SRAM to 8Kbyte
V1.1	2022.7.5	 Modified MCO to 2-way output in key feature Deleted TQFP48 Deleted reel in part number information
V1.2	2022.9.13	Key feature, deleted programmable low level detection and reset
V1.3.0	2023.7.31	Section 3.4.2. Modified package dimension of QFN32(4mmx4mm) in the package



5 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD.(Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections. enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.