

N32WB452xE

Product Brief

N32WB452 series is a BLE5.0 MCU chip based on 32-bit ARM Cortex-M4F + Cortex-M0 dual-core, TX/RX power consumption 3.5mA, transmit power +3dBm, receiving sensitivity -94dBm, main frequency 144MHz, support floating-point operations and DSP instructions, built-in 512KB Flash, 144KB SRAM, integrated 7xU(S)ART, 4xI2C, 3xSPI, 2xCAN 2.0B, 1x USB 2.0 FS Device, 1xSDIO, digital video interface, 2x12bit 5MSPS ADC, 2x1MSPS 12bit DAC, built-in cryptographic algorithm hardware acceleration engine

Main Features

- BLE5.0
 - 2.4 GHz RF transceiver, support BLE5.0
 - High receiver sensitivity (-94dBm@BLE)
 - Programmable transmitter power, up to +3dBm
 - Built-in Balun/Matching Network
 - Receive power consumption: 3.5mA@3.0V (DCDC)
 - Transmit power consumption: 3.6mA@3.0V/0 dBm (DCDC)
- CPU core
 - 32-bit ARM Cortex-M4 + Cortex-M0 dual-core architecture, in which 32bit ARM Cortex-M0 is used as a co-processor dedicated to processing BLE5.0 radio frequency circuit and Bluetooth core protocol, through the internal bus and ARM Cortex-M4 core application processor communication
 - 32-bit ARM Cortex-M4 core + FPU, single-cycle hardware multiply and divide instructions, support DSP instructions and MPU
 - Built-in 8KB instruction Cache, support Flash acceleration unit execution program 0 wait
 - Run up to 144MHz, 180DMIPS
- Memories
 - Up to 512KByte embedded Flash memory, support encrypted storage, partition management and data protection, support hardware ECC verification, 100,000 erasing times, 10 years data retention
 - 144KByte embedded SRAM (including 16KByte Retention RAM), supporting hardware parity check
- Low power management
 - Standby mode: 4uA, 84 backup registers are retained, all IOs are retained, optional RTC Run, 16KByte Retention SRAM retention, support VBAT pin independent power supply, 100us fast wake-up
 - Stop2 mode: 6uA, RTC Run, 16KByte Retention SRAM retention, CPU register retention, all IO retention, 40us fast wake-up


- Stop0 mode: 150uA, RTC Run, all SRAM retained, all IO retained, 20us fast wake-up
- Application processor clock
- 4MHz~32MHz external high-speed crystal
- 32.768KHz external low-speed crystal
- Internal high-speed RC 8MHz
- Internal low-speed RC 40KHz
- Built-in high-speed PLL
- Supports one-way clock output, which can be configured with system clock, HSE, HSI, or PLL frequency division output
- Bluetooth processor clock
 - 32MHz external high-speed crystal
 - 32.768KHz external low-speed crystal
 - Internal high-speed RC 32MHz
 - Internal low-speed RC 32KHz
- Reset
 - Supports power on, power down, brown-out, and external pin reset
- Support watchdog reset
- Up to 65 GPIOs with multiplexing function. Most GPIO supports 5V voltage resistance.
- Communication interface
 - 7x U(S)ART interfaces with speeds up to 4.5Mbps, including 3x USART interfaces (supporting ISO7816, IrDA, LIN) and 4x UART interfaces
 - 3x SPI interfaces with speeds up to 36MHz, two of which support I2S
 - 4x I2C interfaces with speeds up to 1MHz, which can be configured in master/slave mode and support dual address response in slave mode
 - 1x USB2.0 Full Speed Device port
 - 2x CAN 2.0B bus interfaces
 - 1x SDIO interface, supporting SD/SDIO/MMC format
 - 1x DVP (Digital Video Port)
- Analog interface
 - 2x 12bit 5Msps high-speed ADCs, available in 12/10/8/6 bit mode, sampling rate up to 9Msps in 6bit mode and up to 16 external single-ended input channels, supporting differential mode

- 2x 12bit DAC, sampling rate 1Msps
- Support external input independent reference voltage source
- All analog interfaces support full voltage from 1.8 to 3.6V
- 2x high-speed DMA controllers, each controller supports 8 channels, channel source address and destination address can be arbitrarily configurable
- RTC real-time clock, support leap year perpetual calendar, alarm clock event, periodic wake up, support internal and external clock calibration
- Timing counter
 - 2x 16bit advanced timer counters, support input capture, complementary output, orthogonal coding input and other functions, the highest control accuracy of 6.9ns;Each timer has four independent channels, three of which support 6 complementary PWM output
 - 4x 16bit general timer counters, each timer has four independent channels, support input capture/output comparison /PWM output
 - 2x 16bit basic timer counters
 - 1x 24bit SysTick
 - 1x 7bit Window Watchdog (WWDG)
 - 1x 12bit Independent Watchdog (IWDG)
- Programming mode
 - Support SWD/JTAG online debugging interface
 - Support UART and USB Bootloader
- Security features
 - Built-in cryptographic algorithm hardware acceleration engine
 - Supports AES, DES, SHA and MD5 algorithms
 - Flash Storage encryption, Multi-user Partition Management (MMU)
 - TRNG true random number generator
 - CRC16/32 operation
 - Support write protection (WRP), multiple read protection (RDP) levels (L0/L1/L2)
 - Support security startup, program encryption download, security updates
 - Support clock failure detection, anti-disassembly detection
- 96-bit UID and 128-bit UCID
- Operating conditions

- Operating voltage range: 1.8V~3.6V
- Operating temperature range: -40°C ~ 85°C
- ESD: ±4KV (HBM model), ±1KV (CDM model)
- Package
 - QFN48(6mm x 6mm)
 - QFN64(8mm x 8mm)
 - QFN88(10mm x 10mm)
- Ordering model

Reference	Model
N32WB452xE	N32WB452CEQ6, N32WB452REQ6, N32WB452LEQ6

1 Naming Convention




2 Product Configuration

Device type		N32WB452CE	N32WB452RE	N32WB452LE
Flash size (KB)		512	512	512
SRAM size (KB)		144	144	144
CPU frequency		ARM Cortex-M4 @144MHz,180DMIPS		
BLE Core		BLE 5.0 / ARM Cortex-M0 @ 32MHz		
Work environment		1.8~3.6V/-40~85°C		
Timer	General	4		
	Advanced	2		
	Basic	2		
Communication Interface	SPI	3		
	I2S	2		
	I2C	2	3	4
	USART	3		
	UART	2	3	4
	USB	1		
	CAN	2		
	SDIO	0		1
	DVP	0		1
GPIO		29	43	65
DMA/channel number		2/16 Channel		
12bit ADC/channel number		2/6 Channel	2/11 Channel	2/16 Channel
12bit DAC/channel number		2/2 Channel		
Algorithm support		DES/3DES、AES、SHA1/SHA224/SHA25, MD5, CRC16/CRC32, TRNG		
Security protection		Read/write protection (RDP/WRP) , storage encryption, partition protection, secure startup		
Package		QFN48	QFN64	QFN88


3 Package

3.1 QFN48 Package

3.1.1 QFP48 Pin Assignment



3.1.2 QFN48 Package Dimensions




	SYMBOL	MIN	NOM	MAX	
TOTAL THICKNESS	A	0.7	0.75	0.8	
STAND OFF	A1	0	0.02	0.05	
MOLD THICKNESS	A2	---	0.55	---	
L/F THICKNESS	A3		0.203 REF		
LEAD WIDTH	b	0.15	0.2	0.25	
BODY SIZE	X	D	6 BSC		
	Y	E	6 BSC		
LEAD PITCH	e	0.4 BSC			
EP SIZE	X	D2	4.5	4.6	4.7
	Y	E2	4.5	4.6	4.7
LEAD LENGTH	L	0.3	0.4	0.5	
LEAD TIP TO EXPOSED PAD EDGE	K	0.3 REF			
PACKAGE EDGE TOLERANCE	aaa	0.1			
MOLD FLATNESS	ccc	0.1			
COPLANARITY	eee	0.08			
LEAD OFFSET	bbb	0.07			
EXPOSED PAD OFFSET	fff	0.1			


NOTES:
 1. REFER TO JEDEC MO-220;
 2. COPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD;
 3. BAN TO USE THE LEVEL 1 ENVIRONMENT-RELATED SUBSTANCES;
 4. FINISH: Cu/EP • Sn8~20s

3.2 QFN64 Package

3.2.1 QFN64 Pin Assignment




3.2.2 QFN64 Package Dimensions




3.3 QFN88 Package

3.3.1 QFN88 Pin Assignment



3.3.2 QFN88 Package Dimensions



4 Version History

Version	Date	Changes
V1.0	2020.2.12	New document
V1.1	2020.9.16	1. Modified some power consumption parameters 2. Modified the support of SD protocol
V1.1.1	2020.12.15	1. Optimize product model resource configuration instructions
V1.2	2022.04.27	1. Updated QFN48 package drawing 2. Modify the package type that UART does not support 3. Modify resource configuration description(only 88 pins packages support DVP)
V1.3	2024.04.04	Error correction

5 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD.(Hereinafter referred to as NSING).

This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, 'Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.