

N32G435x8/xB

Product Brief

N32G435 series uses 32-bit ARM Cortex-M4F core, operating frequency up to 108MHz, supporting floating-point unit and DSP instructions. The devices integrate up to 128KB of encrypted Flash, and 32KB of SRAM. The series features rich of high-performance interfaces, including one built-in 12-bit 5Msps ADC, two independent rail-to-rail operational amplifiers, two high-speed comparators, one 1Msps 12-bit DAC, multi-channel U(S)ART, I²C, SPI, USB, CAN, and other communication interfaces, allowing a built-in hardware acceleration engine for cryptographic algorithms.

Key Features

- CPU core
 - 32-bit ARM Cortex-M4F core with FPU, supporting single-cycle multiplication and hardware division, DSP instructions and MPU
 - Built-in 2KB instruction Cache, supporting 0-wait-state execution from Flash memory
 - Frequency up to 108MHz with 135DMIPS

Memories

- Up to 128KByte of embedded Flash with ECC
 - Supports encryption, multi-user partition and data protection
 - 100,000 erase/write cycles, and 10 years data retention 2.
- Up to 32KByte of SRAM with hardware parity check, including 24Kbyte SRAM1(SRAM1 can be configured to data retention in STOP2 mode) and 8 Kbyte SRAM2(both in Standby and Stop2 modes, SRAM2 can be configured to data retention)

Low power management

- STANDBY mode: 2.5uA, all backup registers retained, all IOs retained, optional RTC Run, 8KByte Retention SRAM retained, supports fast wake up.
- STOP2 mode: 6uA, RTC Run, 8KByte SRAM2 and 24KByte SRAM1 retained, CPU registers retained, all IOs retained, supports fast wake up.
- RUN mode: 90uA/MHz@108MHz
- LPRUN mode: The PLL is off, MSI is used as the system master clock. MR off, LPR on. USB/CAN/CRYE power off, other peripherals are optional.
- SLEEP mode: only CPU is stopped, all peripherals are optional.
- LP-SLEEP mode: CPU is stopped, the PLL is off, USB/CAN/CRYE module are disabled, all IOs remained, other peripherals are optional.
- High Performance Analog Interfaces



- 1x 12bit 5Msps ADC
 - 1. Multiple precision configuration
 - 2. Up to 16 external single-ended input channels
 - 3. Supports differential mode
- 2x rail-to-rail operational amplifiers with built-in up to 32 times programmable gain amplifier (PGA)
- 2x high-speed analog comparators with internal 64-level adjustable comparison reference. COMP1 can operate in low-power STOP2 mode
- 1 x 12bit 1Msps DAC
- Internal 2.048V independent reference voltage source
- Analog voltage operation from 1.8~3.6V

Clock

- 4MHz~32MHz high-speed external crystal oscillator
- 32.768KHz low-speed external crystal oscillator
- High-speed internal RC (HSI) 16MHz
- Multi-speed internal RC (MSI) 100K~4MHz
- Low-speed internal RC (LSI) 40KHz
- Built-in high-speed PLL
- Supports one clock output, which can be configured as low-speed or high-speed clock

Reset

- Supports power on, brown-out, and external pin reset
- Supports watchdog reset, software reset

GPIOs

- Up to 52 GPIOs
- Supports multiplexed functions
- Maximum toggle speed of 50 MHz

Communication interfaces

- 5x U(S)ART interfaces
 - 1. 3x USART interfaces (support 1xISO7816, 1xIrDA, LIN)
 - 2. 2x UART interfaces





- 1x LPUART, supports waking up MCU from low-power STOP2 mode
- 2x SPI interfaces, the rate is up to 27 Mbps, support I²S communication
- 2x I²C interfaces, the rate is up to 1 MHz, which can be configured in master/slave mode and support dual address response
 in slave mode
- 1x USB2.0 FS Device interface
- 1x CAN 2.0A/B bus interface

DMA controller

- 1x high-speed DMA controller
- Each controller supports 8 channels
- Channel source address and destination address can be configured arbitrarily

RTC real-time clock

- Supports leap year perpetual calendar, alarm event, periodic wake up
- Supports internal and external clock calibration

Timers

- 2x 16bit advanced control timers with maximum control precision of 9.25ns
 - 1. Supports input capture, complementary output, quadrature encoding input
 - 2. Each timer has four independent channels, with 3 channels support 6 complementary PWM outputs
- 5x 16bit general-purpose timers
 - 1. Supports input capture/output comparison /PWM output
 - 2. Each timer has 4 independent channels
- 2x 16bit basic timers
- 1x 16bit low power timer, supports double pulse counting function, can work in STOP2 mode
- 1x 24bit SysTick timer
- 1x 7bit window Watchdog (WWDG)
- 1x 12bit independent Watchdog (IWDG)

Programming methods

- Supports SWD/JTAG online debugging interface
- Supports UART and USB Bootloader
- Security features





- Built-in hardware acceleration engine for cryptographic algorithms
- Supports AES, DES, TDES, SHA1/224/256 and SM7 algorithms
- Flash encryption, multi-user partition management (MMU)
- True random number generator(TRNG)
- CRC16/32 calculation
- Supports write protection (WRP), multiple read protection (RDP) levels (L0/L1/L2)
- Supports secure boot, program encryption download, secure update
- Supports external clock failure detection, anti-tamper detection
- 96-bit UID and 128-bit UCID
- Operating conditions
 - Operating voltage range: 1.8V~3.6V
 - Operating temperature range: -40° C $\sim 105^{\circ}$ C
 - ESD: ±4KV (HBM model), ±1KV (CDM model)
- Packages
 - QFN28 (4mm x 4mm)
 - LQFP32 (7mm x 7mm)
 - LQFP48 (7mm x 7mm)
 - LQFP64 (10mm x 10mm)
 - LQFP64 (7mm x 7mm)

Ordering information

Reference	Part Number
N32G435x8	N32G435G8Q7, N32G435K8L7, N32G435C8L7, N32G435R8L7
N32G435xB	N32G435KBL7, N32G435CBL7, N32G435GBQ7, N32G435RBL7 ⁽¹⁾ , N32G435RBL7-1 ⁽²⁾

Notes:

 $^{(1)}$ LQFP64 (10mm × 10mm)


 $^{(2)}$ LQFP64 (7mm × 7mm)



1 Naming Convention

Figure 1-1 N32G435 Series Part Number Information

MCU Part Number Suffixes





2 Product Configurations

Table 2-1 N32G435 Series Resource Configuration

De	N32G435G8/B		N32G	435K8/B	N32G435C8/B		N32G435R8/B				
Flash cap	acity (KB)	64	128	64	128	64	128	64	128		
SRAN	M (KB)	16	32	16	32	16	32	16	32		
CPU frequency		ARM Cortex-M4F @ 108MHz, 135DMIPS									
Operating conditions		1.8~3.6V/-40~105°C									
	General	5									
Timers	Advanced	2									
Timers	Basic	2									
	LPTIM	1									
	SPI		1	2							
	I ² S		1	2							
	I ² C	2									
Communication	UART	2									
interface	USART	2		2 3							
	LPUART	1									
	USB	No ⁽¹⁾		1							
	CAN	No ⁽¹⁾		1							
GPIO		24		26		38		52			
DMA Number of channels 12bit ADC		1x									
		8 Channel									
		1x 1x									
Number of channels		10 Channel 16 Channel									
12bit DAC		1x									
Number of channels		1 Channel									
OPAMP/COMP		2/2									
Algorithm support		DES/TDES, AES, SHA1/SHA224/SHA256 CRC16/CRC32, TRNG									
Security	Read-Write protection (RDP/WRP), storage encryption, partition protection, secure boot										
Package		QFN28		LQFP32		L	LQFP48		LQFP64		


Note: (1) It is not supported.




3 Packages

3.1 QFN28 Package

3.1.1 QFN28 Pin Assignment




3.1.2 QFN28(4mm x 4mm) Package Dimensions






3.2 LQFP32 Package

3.2.1 LQFP32 Pin Assignment




3.2.2 LQFP32(7mm x 7mm) Package Dimensions






3.3 LQFP48 Package

3.3.1 LQFP48 Pin Assignment




3.3.2 LQFP48(7mm x 7mm) Package Dimensions






3.4 LQFP64 Package

3.4.1 LQFP64 Pin Assignment






3.4.2 LQFP64(10mm x 10mm) Package Dimensions



3.4.3 LQFP64(7mm x 7mm) Package Dimensions



11 / 13

NSING Technologies Pte. Ltd.

Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674



4 Version History

Version	Date	Changes
V1.0	2020.6.12	Initial release
V1.1	2020.9.12	Updated product model resource configuration
V1.2	2021.4.14	1) Added N32G435G8Q7 model 2) Added LQFP64 (7mmx7mm) model and package size
V1.3 2021.7.6		Modified the description of low power

nsing.com.sg



5 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD.(Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may

not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.