

# N32L40x series

# 32-bit ARM® Cortex®-M4F microcontroller

User manual




## **Contents**

1 Abbreviations in the text	
1.1 Describes the list of abbreviations used in the register table	
2 Memory and bus architecture	
·	
2.1 System architecture	
2.1.1 Bus architecture	
2.1.2 Bus address mapping	
2.1.3 Boot management	
2.2 Memory system	
2.2.1 FLASH specification	
2.2.2 iCache	
2.2.3 SRAM	
3 Power control (PWR)	
3.1 General description	
3.1.1 Power supply	
3.1.2 Power supply supervisor	
3.2.1 RUN mode.	
3.2.2 SLEEP mode	
3,2,3 LOW POWER RUN mode	
3.2.4 LOW POWER SLEEP mode	
3.2.5 STOP2 mode	
3.2.6 STANDBY mode	
3.3 Low-power auto-wakeup (AWU) mode	
3.4 PWR registers	
3.4.1 PWR register overview	
3.4.2 Power control register 1 (PWR_CTRL1)	43
3.4.3 Power control register 2 (PWR_CTRL2)	44
3.4.4 Power control register 3 (PWR_CTRL3)	
3.4.5 Power status register 1 (PWR_STS1)	
3.4.6 Power status register 1 (PWR_STS1)	
3.4.7 Power status clear register (PWR_STSCLR)	
4 Reset and clock control (RCC)	
4.1 Reset Control Unit	
4.1.1 Power reset	
4.1.2 System reset	
4.1.3 Low power domain reset	
4.2 Clock control unit	
4.2.1 Clock Tree Diagram	
4.2.2 HSE clock	
4.2.3 HSI clock	
4.2.4 MSI clock	
4.2.5 PLL clock	
4.2.6 LSE clock	
4.2.8 System clock (SYSCLK) selection	
4.2.9 Clock security system (CLKSS)	
4.2.10 LSE Clock security system (LSECSS)	58
7.2.10 Edd Clock seedily system (EddCoo)	





4.2.11 RTC clock	
4.2.12 Watchdog clock	58
4.2.13 Clock output (MCO)	58
4.3 RCC Registers	59
4.3.1 RCC register overview	
4.3.2 Clock Control Register (RCC_CTRL)	60
4.3.3 Clock Configuration Register (RCC CFG)	62
4.3.4 Clock Interrupt Register (RCC CLKINT)	65
4.3.5 APB2 Peripheral Reset Register (RCC_APB2PRST)	69
4.3,6 APB1 Peripheral Reset Register (RCC APB1PRST)	
4.3.7 AHB Peripheral Clock Enable Register (RCC AHBPCLKEN)	72
4.3.8 APB2 Peripheral Clock Enable Register (RCC APB2PCLKEN)	74
4.3.9 APB1 Peripheral Clock Enable Register (RCC APB1PCLKEN)	76
4.3.10 LOW POWER Domain Control Register (RCC LDCTRL)	
4.3.11 Clock Control/Status Register (RCC CTRLSTS)	
4.3.12 AHB Peripheral Reset Register (RCC AHBPRST)	
4.3.13 Clock Configuration Register 2 (RCC CFG2)	
4.3.14 Clock Configuration Register 3 (RCC CFG3)	
4.3.15 Retention Domain Control Register (RCC RDCTRL)	
4.3.16 PLL and HSI Configuration Register (RCC_PLLHSIPRE)	
4.3.17 SRAM Control/Status Register (RCC_SRAM_CTRLSTS)	88
5 GPIO and AFIO	
5 GPIO and AFIO	89
5.1 Summary	89
5.2 I/O function description	90
5.2.1 I/O mode configuration	90
5.2.2 Status after reset	95
5.2.3 Individual bit setting and bit clearing	95
5.2.4 External interrupt/wake-up line	96
5.2.5 Alternate function	96
5.2.6 I/O configuration of peripherals	107
5.2.7 GPIO locking mechanism	110
5.3 GPIO register	110
5.3.1 GPIO register overview	110
5.3.2 GPIO mode description register (GPIOx_PMODE)	
5.3.3 GPIO type definition (GPIOx_POTYPE)	
5.3.4 GPIO port slew rate configuration register (GPIOx_SR)	
5.3.5 GPIO pull-up/pull-down description register (GPIOx_PUPD)	
5.3.6 GPIO input data register (GPIOx_PID)	
5.3.7 GPIO output data register (GPIOx_POD)	
5.3.8 GPIO bit set/clear register (GPIOx_PBSC)	
5.3.9 GPIO configuration lock register (GPIOx_PLOCK)	
5.3.10 GPIO alternate function low register (GPIOx_AFL)	
5.3.11 GPIO alternate function High register (GPIOx_AFH)	
5.3.12 GPIO bit clear register (GPIOx_PBC)	117
5.3.13 GPIO driver strength configuration register (GPIOx_DS)	
5.4 AFIO register	
5.4.1 AFIO register overview	
5.4.2 AFIO mapping configuration control register (AFIO_RMP_CFG)	
5.4.3 AFIO external interrupt configuration register 1(AFIO_EXTI_CFG1)	
5.4.4 AFIO external interrupt configuration register 2(AFIO_EXTI_CFG2)	
5.4.5 AFIO external interrupt configuration register 3(AFIO_EXTI_CFG3)	
5.4.6 AFIO external interrupt configuration register 4(AFIO_EXTI_CFG4)	122
6 Interrupts And Events	124
•	





6.1 Nested vector interrupt register	
6.1.1 SysTick calibration value register	
6.1.2 Interrupt and exception vectors	124
6.2 External interrupt/event controller (EXTI)	127
6.2.1 Introduction	127
6.2.2 Main features	127
6.2.3 Functional description	128
6.2.4 EXTI line image	129
6.3 EXTI registers	130
6.3.1 EXTI registers overview	
6.3.2 EXTI interrupt mask register (EXTI_IMASK)	131
6.3.3 EXTI event mask register (EXTI_EMASK)	
6.3.4 EXTI rising edge trigger configuration register (EXTI_RT_CFG)	132
6.3.5 EXTI falling edge trigger configuration register (EXTI_FT_CFG)	133
6.3.6 EXTI software interrupt event register (EXTI_SWIE)	133
6.3.7 EXTI pending register (EXTI_PEND)	134
6.3.8 EXTI timestamp trigger source selection register (EXTI_TS_SEL)	
7 DMA controller	
/ DMA controller	130
7.1 Introduction	136
7.2 Main features	
7.3 Block diagram	
7.4 Function description	
7.4.1 DMA operation	
7.4.2 Channel priority and arbitration	
7.4.3 DMA channels and number of transfers	
7.4.4 Programmable data bit width, alignment and endians	
7.4.5 Peripheral/Memory address incrementation	
7.4.6 Channel configuration procedure	
7.4.7 Flow control	
7.4.8 Circular mode	
7.4.9 Error management	
7.4.10 Interrupt	
7.4.11 DMA request mapping	
7.5 DMA registers	
7.5.1 DMA register overview	
7.5.2 DMA interrupt status register (DMA INTSTS)	
7.5.3 DMA interrupt flag clear register (DMA INTCLR)	
7.5.4 DMA channel x configuration register (DMA CHCFGx)	
7.5.5 DMA channel x transfer number register (DMA TXNUMx)	
7.5.6 DMA channel x peripheral address register (DMA PADDRx)	
7.5.7 DMA channel x memory address register (DMA MADDRx)	
7.5.8 DMA channel x channel request select register (DMA CHSELx)	
• • • • • • • • • • • • • • • • • • • •	
8 CRC calculation unit	153
8.1 CRC introduction	153
8.2 CRC main features.	
8.2.1 CRC32 module	
8.2.2 CRC16 module	
8.3 CRC function description	
8.3.1 CRC32	
8.3.2 CRC16	
8.4 CRC registers	
8.4.1 CRC register overview	
8.4.2 CRC32 data register (CRC CRC32DAT)	
0, 1,2 CRC32 data register (CRC CRC32DA1)	1 J J



# **NSING**

8.4.3 CRC32 independent data register (CRC_CRC32IDAT)	155
8.4.4 CRC32 control register (CRC_CRC32CTRL)	156
8.4.5 CRC16 control register (CRC_CRC16CTRL)	
8.4.6 CRC16 input data register (CRC_CRC16DAT)	157
8.4.7 CRC cyclic redundancy check code register (CRC_CRC16D)	157
8.4.8 LRC result register (CRC_LRC)	158
9 Cryptographic algorithm hardware acceleration engine (SAC)	159
10 Advanced-control timers (TIM1 and TIM8)	
10.1 TIM1 and TIM8 introduction	160
10.2 Main features of TIM1 and TIM8	
10.3 TIM1 and TIM8 function description	
10.3.1 Time-base unit	
10.3.2 Counter mode	
10.3.3 Repetition counter	
10.3.4 Clock selection	
10.3.5 Capture/compare channels	173
10.3.6 Input capture mode	176
10.3.7 PWM input mode	177
10.3.8 Forced output mode	178
10.3,9 Output compare mode	179
10.3.10 PWM mode	180
10.3.11 One-pulse mode	
10.3.12 Clearing the OCxREF signal on an external event	
10.3.13 Complementary outputs with dead-time insertion	
10.3.14 Break function	
10.3.15 Debug mode	
10.3.16 TIMx and external trigger synchronization	
10.3.17 Timer synchronization	
10.3.18 6-step PWM generation	
10.3.19 Encoder interface mode	
10.3.20 Interfacing with Hall sensor	
10.4 TIMx register description(x=1, 8)	
10.4.1 Register Overview	
10.4.2 Control register 1 (TIMx_CTRL1)	
10.4.3 Control register 2 (TIMx_CTRL2)	
10.4.4 Slave mode control register (TIMx_SMCTRL)	
10.4.6 Status registers (TIMx STS)	
10.4.0 Status registers (TIMX_STS)	
10.4.7 Event generation registers (TIVIX_E v TGEN)	
10.4.9 Capture/compare mode register 2 (TIMx CCMOD2)	
10.4.10 Capture/compare enable registers (TIMx_CCMOD2)	
10.4.11 Counters (TIMx CNT)	
10.4.12 Prescaler (TIMx PSC)	
10.4.13 Auto-reload register (TIMx AR)	
10.4.14 Repeat count registers (TIMx_REPCNT)	
10.4.15 Capture/compare register 1 (TIMx CCDAT1)	
10.4.16 Capture/compare register 2 (TIMx CCDAT2)	
10.4.17 Capture/compare register 3 (TIMx CCDAT3)	
10.4.18 Capture/compare register 4 (TIMx CCDAT4)	
10.4.19 Break and Dead-time registers (TIMx BKDT)	
10.4.20 DMA Control register (TIMx DCTRL)	
10.4.21 DMA transfer buffer register (TIMx DADDR)	
10.4.22 Capture/compare mode registers 3(TIMx_CCMOD3)	
• • • • • • • • • • • • • • • • • • • •	






10.4.23 Capture/compare register 5 (TIMx_CCDAT5)	
10.4.24 Capture/compare register 6 (TIMx_CCDAT6)	224
11 General-purpose timers (TIM2, TIM3, TIM4, TIM5 and TIM9)	225
11.1 General-purpose timers introduction	225
11.2 Main features of General-purpose timers	
11.3 General-purpose timers description	
11.3.1 Time-base unit	
11.3.2 Counter mode	
11.3.3 Clock selection	
11.3.4 Capture/compare channels	
11.3.5 Input capture mode	
11.3.6 PWM input mode	
11.3.7 Forced output mode	241
11.3.8 Output compare mode	241
11.3.9 PWM mode	243
11.3.10 One-pulse mode	246
11.3.11 Clearing the OCxREF signal on an external event	247
11.3.12 Debug mode	248
11.3.13 TIMx and external trigger synchronization	
11.3.14 Timer synchronization	
11.3.15 Encoder interface mode	
11.3.16 Interfacing with Hall sensor	
11.4 TIMx register description(x=2, 3, 4, 5 and 9)	
11.4.1 Register Overview	
11.4.2 Control register 1 (TIMx_CTRL1)	
11.4.3 Control register 2 (TIMx_CTRL2)	
11.4.4 Slave mode control register (TIMx_SMCTRL)	
11.4.5 DMA/Interrupt enable registers (TIMx_DINTEN)	
11.4.6 Status registers (TIMx_STS)	
11.4.7 Event generation registers (TIMx_EVTGEN)	
11.4.8 Capture/compare mode register 1 (TIMx_CCMOD1)	
11.4.9 Capture/compare mode register 2 (TIMx_CCMOD2)	269
11.4.10 Capture/compare enable registers (TIMx_CCEN)	270
11.4.11 Counters (TIMx_CNT)	
11.4.12 Prescaler (TIMx_PSC)	
11.4.14 Capture/compare register 1 (TIMx_CCDAT1)	
11.4.15 Capture/compare register 1 (TIMX_CCDAT1)	
11.4.16 Capture/compare register 3 (TIMx CCDAT3)	
11.4.17 Capture/compare register 4 (TIMx_CCDAT4)	
11.4.18 DMA Control register (TIMx_CCDA14)	
11.4.19 DMA transfer buffer register (TIMX_DADDR)	
12 Basic timers (TIM6 and TIM7)	
12.1 Basic timers introduction	
12.3 Basic timers description	
12.3.1 Time-base unit	
12.3.3 Clock selection.	
12.3.4 Debug mode	
12.5.4 Deoug mode  12.4 TIMx register description(x = 6 and 7)	
12.4.1 Register overview	
12.4.2 Control Register 1 (TIMx CTRL1)	
12. 1,2 Control Regioner 1 (111111_C110L1)	203



12.4.3 Control Register 2 (TIMx CTRL2)	284
12.4.4 DMA/Interrupt Enable Registers (TIMx_DINTEN)	285
12.4.5 Status Registers (TIMx_STS)	
12.4.6 Event Generation registers (TIMx_EVTGEN)	286
12.4.7 Counters (TIMx_CNT)	286
12.4.8 Prescaler (TIMx PSC)	286
12.4.9 Automatic reload register (TIMx_AR)	287
13 Low Power Timer (LPTIM)	288
13.1 Introduction	288
13.2 Main Features	288
13.3 Block diagram	
13.4 Function description	
13.4.1 LPTIM clocks and on-off control	
13.4.2 Prescaler	
13.4.3 Glitch filter	
13.4.4 Timer enable	
13.4.5 Trigger multiplexer	
13.4.6 Operating mode	
13.4.7 Waveform generation.	
13.4.8 Register update	
13.4.9 Counter mode	
13.4.10 Encoder mode	
13.4.11 Non-orthogonal encoder mode	
13.4.12 Timeout function	
13.4.13 LPTIM interrupts	
13.5 LPTIM registers	
13.5.1 LPTIM register overview	
13.5.2 LPTIM register overview	
13.5.3 LPTIM interrupt clear register (LPTIM_INTCLR)	
13.5.4 LPTIM interrupt enable register (LPTIM_INTELR)	
13.5.5 LPTIM configuration register (LPTIM_CFG)	
13.5.6 LPTIM control register (LPTIM_CTG)	
13.5.7 LPTIM compare register (LPTIM_CTRL)	
13.5.8 LPTIM auto-reload register (LPTIM_ARR)	
13.5.9 LPTIM counter register (LPTIM_CNT)	
14 Real time clock (RTC)	
14.1 Introduction	
14.2 Main feature	
14.3 Function description	
14.3.1 RTC block diagram	
14.3.2 GPIO controlled by RTC	
14.3.3 RTC register write protection	
14.3.4 RTC clock and prescaler	
14.3.5 RTC calendar	
14.3.6 Calendar initialization and configuration	
14.3.7 Calendar reading	
14.3.8 Calibration clock output	
14.3.9 Programmable Alarm	
14.3.10 Alarm configuration	316
14.3.11 Alarm output	316
14.3.12 Periodic automatic wakeup	317
14.3.13 Wakeup timer configuration	
14.3.14 Timestamp function	





14.3.15 Tamper detection	
14.3.16 Daylight saving time configuration	319
14.3.17 RTC reset	
14.3.18 RTC sub-second register shift operation	319
14.3.19 RTC digital clock precision calibration	319
14.3.20 RTC low power mode	321
14.4 RTC Registers	321
14.4.1 RTC Register overview	321
14.4.2 RTC Calendar Time Register (RTC TSH)	322
14.4.3 RTC Calendar Date Register (RTC DATE)	323
14.4.4 RTC Control Register (RTC CTRL)	324
14.4.5 RTC Initial Status Register (RTC INITSTS)	326
14.4.6 RTC Prescaler Register (RTC PRE)	328
14.4.7 RTC Wakeup Timer Register (RTC WKUPT)	
14.4.8 RTC Alarm A Register (RTC ALARMA)	329
14.4.9 RTC Alarm B Register (RTC ALARMB)	330
14.4.10 RTC Write Protection register (RTC_WRP)	331
14.4.11 RTC Sub-second Register (RTC SUBS)	
14.4.12 RTC Shift Control Register (RTC_SCTRL)	332
14.4.13 RTC Timestamp Time Register (RTC TST)	333
14.4.14 RTC Timestamp Date Register (RTC_TSD)	333
14.4.15 RTC Timestamp Sub-second Register (RTC_TSSS)	334
14.4.16 RTC Calibration Register (RTC CALIB)	
14.4.17 RTC Tamper Configuration Register (RTC_TMPCFG)	
14.4.18 RTC Alarm A sub-second register (RTC ALRMASS)	
14.4.19 RTC Alarm B sub-second register (RTC_ALRMBSS)	
14.4.20 RTC Option Register (RTC OPT)	
14.4.21 RTC Backup registers (RTC BKP(1~20))	
15 Independent watchdog (IWDG)	
-	
15.1 Introduction	341
77.7	
15.2 Main features	341
15.2 Main features	342
15.2 Main features	342 342
15.2 Main features	
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface	
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface  15.4.1 Operate flow	
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface  15.4.1 Operate flow  15.4.2 IWDG configuration flow	342 342 343 343 343 344
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface  15.4.1 Operate flow	342 342 343 343 343 344
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface.  15.4.1 Operate flow  15.4.2 IWDG configuration flow  15.5 IWDG registers  15.5.1 IWDG register overview	342 342 343 343 344 344 344
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface  15.4.1 Operate flow  15.4.2 IWDG configuration flow  15.5 IWDG registers  15.5.1 IWDG register overview  15.5.2 IWDG key register (IWDG_KEY)	342 343 343 343 344 344 344 345
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface.  15.4.1 Operate flow  15.4.2 IWDG configuration flow  15.5 IWDG registers  15.5.1 IWDG register overview	342 343 343 343 344 344 344 345
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface  15.4.1 Operate flow  15.4.2 IWDG configuration flow  15.5 IWDG registers  15.5.1 IWDG register overview  15.5.2 IWDG key register (IWDG_KEY)  15.5.3 IWDG pre-scaler register (IWDG_PREDIV)  15.5.4 IWDG reload register (IWDG_RELV)	342 343 343 343 344 344 345 345 346
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface  15.4.1 Operate flow  15.4.2 IWDG configuration flow  15.5 IWDG registers  15.5.1 IWDG register overview  15.5.2 IWDG key register (IWDG_KEY)  15.5.3 IWDG pre-scaler register (IWDG_PREDIV)	342 343 343 343 344 344 345 345 346
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface  15.4.1 Operate flow  15.4.2 IWDG configuration flow  15.5.1 IWDG registers  15.5.1 IWDG register overview  15.5.2 IWDG key register (IWDG_KEY)  15.5.3 IWDG pre-scaler register (IWDG_PREDIV)  15.5.4 IWDG reload register (IWDG_RELV)  15.5.5 IWDG status register (IWDG_STS)	342 343 343 344 344 344 345 345 346
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface  15.4.1 Operate flow  15.4.2 IWDG configuration flow  15.5.1 IWDG registers  15.5.1 IWDG register overview  15.5.2 IWDG key register (IWDG_KEY)  15.5.3 IWDG pre-scaler register (IWDG_PREDIV)  15.5.4 IWDG reload register (IWDG_RELV)  15.5.5 IWDG status register (IWDG_STS)	342 343 343 344 344 344 345 345 346 348
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface  15.4.1 Operate flow  15.4.2 IWDG configuration flow  15.5.1 IWDG registers  15.5.1 IWDG register overview  15.5.2 IWDG key register (IWDG_KEY)  15.5.3 IWDG pre-scaler register (IWDG_PREDIV)  15.5.4 IWDG reload register (IWDG_RELV)  15.5.5 IWDG status register (IWDG_STS)  16 Window watchdog (WWDG)	342 343 343 344 344 344 345 346 348
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface  15.4.1 Operate flow  15.4.2 IWDG configuration flow  15.5.1 IWDG registers  15.5.1 IWDG register overview  15.5.2 IWDG key register (IWDG_KEY)  15.5.3 IWDG pre-scaler register (IWDG_PREDIV)  15.5.4 IWDG reload register (IWDG_RELV)  15.5.5 IWDG status register (IWDG_STS)  16 Window watchdog (WWDG)  16.1 Introduction  16.2 Main features	342 343 343 344 344 344 345 346 348 348
15.2 Main features 15.3 Function description 15.3.1 Register access protection 15.3.2 Debugging mode 15.4 User interface 15.4.1 Operate flow 15.4.2 IWDG configuration flow 15.5 IWDG registers 15.5.1 IWDG register overview 15.5.2 IWDG key register (IWDG_KEY) 15.5.3 IWDG pre-scaler register (IWDG_PREDIV) 15.5.4 IWDG reload register (IWDG_RELV) 15.5.5 IWDG status register (IWDG_STS)  16 Window watchdog (WWDG)  16.1 Introduction 16.2 Main features 16.3 Function description	342 343 343 344 344 344 345 346 348 348
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface	342 343 343 344 344 344 345 345 346 348 348
15.2 Main features 15.3 Function description 15.3.1 Register access protection 15.3.2 Debugging mode 15.4 User interface 15.4.1 Operate flow 15.4.2 IWDG configuration flow 15.5 IWDG registers 15.5.1 IWDG register overview 15.5.2 IWDG key register (IWDG_KEY) 15.5.3 IWDG pre-scaler register (IWDG_PREDIV) 15.5.4 IWDG reload register (IWDG_RELV) 15.5.5 IWDG status register (IWDG_STS)  16 Window watchdog (WWDG) 16.1 Introduction 16.2 Main features 16.3 Function description 16.4 Timing for refresh watchdog and interrupt generation 16.5 Debug mode	342 343 343 344 344 344 345 345 346 348 348 349
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface	342 343 343 344 344 344 345 346 348 348 349 350
15.2 Main features 15.3 Function description 15.3.1 Register access protection 15.3.2 Debugging mode 15.4 User interface 15.4.1 Operate flow 15.4.2 IWDG configuration flow 15.5 IWDG registers 15.5.1 IWDG register overview 15.5.2 IWDG key register (IWDG_KEY) 15.5.3 IWDG pre-scaler register (IWDG_PREDIV) 15.5.4 IWDG reload register (IWDG_RELV) 15.5.5 IWDG status register (IWDG_STS)  16 Window watchdog (WWDG)  16.1 Introduction 16.2 Main features 16.3 Function description 16.4 Timing for refresh watchdog and interrupt generation 16.5 Debug mode 16.6 User interface 16.6.1 WWDG configuration flow	342 343 343 344 344 344 345 345 346 348 348 348 349 350 350
15.2 Main features  15.3 Function description  15.3.1 Register access protection  15.3.2 Debugging mode  15.4 User interface	342 343 343 344 344 344 345 345 346 348 348 348 350 350 350



16.7.2 WWDG control register (WWDG_CTRL)	
16.7.3 WWDG config register (WWDG_CFG)	
16.7.4 WWDG status register (WWDG_STS)	352
17 Analog to digital conversion (ADC)	353
17.1 Introduction	353
17.2 Main features	
17.3 Function Description.	
17.3.1 ADC clock	
17.3.2 ADC switch control	
17.3.3 Channel selection	
17.3.4 Internal channel	
17.3.5 Single conversion mode	
17.3,6 Continuous conversion mode	
17.3.7 Timing diagram	359
17.3.8 Analog watchdog	360
17.3.9 Scanning mode	
17.3.10 Injection channel management	361
17.3.11 Discontinuous mode	362
17.4 Calibration	
17.5 Data aligned	
17.6 Programmable channel sampling time	
17.7 Externally triggered conversion	
17.8 DMA requests	
17.9 Temperature sensor	
17.9.1 Temperature sensor using flow	
17.10 ADC interrupt	
17.11 ADC registers	
17.11.1 ADC register overview	
17.11.2 ADC status register (ADC_STS)	
17.11.3 ADC control register 1 (ADC_CTRL1)	
17.11.4 ADC control register 2 (ADC_CTRL2)	
17.11.5 ADC sampling time register 1 (ADC_SAMPT1)	
17.11.6 ADC sampling time register 2 (ADC_ SAMPT2)	
17.11.7 ADC injected channel data offset register x (ADC_JOFFSE1x)(x=14)	
17.11.9 ADC watchdog low threshold register (ADC_wDGHOH)	375 276
17.11.10 ADC regular sequence register 1 (ADC RSEQ1)	
17.11.11 ADC regular sequence register 2 (ADC RSEQ2)	
17.11.12 ADC regular sequence register 2 (ADC_RSEQ3)	
17.11.13 ADC Injection sequence register (ADC JSEQ)	
17.11.14 ADC injection data register x (ADC JDATx) (x= 14)	
17.11.15 ADC regulars data register (ADC_DAT)	
17.11.16 ADC differential mode selection register (ADC_DIFSEL)	379
17.11.17 ADC calibration factor (ADC CALFACT)	380
17.11.18 ADC control register 3 (ADC CTRL3)	
17.11.19 ADC sampling time register 3 (ADC SAMPT3)	
18 Digital to analog conversion (DAC)	
18.1 Introduction	
18.2 Main features	
18.3 DAC function description and operation description	
18.3.1 DAC enable	
18.3.2 DAC output buffer.	
18.3.3 DAC data format	385






18.3.4 DAC trigger	
18.3.5 DAC conversion	387
18.3.6 DAC output voltage	387
18.3.7 DMA requests	387
18.3.8 The noise	388
18.3.9 Triangular wave generation	389
18.4 DAC register	390
18.4.1 DAC registers overview	
18.4.2 DAC control register (DAC CTRL)	
18.4.3 DAC software trigger register (DAC SOTTR)	
18.4.4 12 bit right aligned data hold register for DAC (DAC DR12CH)	393
18.4.5 12 bit left aligned data hold register for DAC (DAC DL12CH)	
18.4.6 8-bit right-aligned data hold register for DAC (DAC DR8CH)	
18.4.7 DAC data output register (DAC_DATO)	
19 Comparator (COMP)	
19.1 COMP system connection block diagram	
19.2 COMP features	
19.3 COMP configuration process	
U I	
19.4 COMP working mode	
19.4.1 Window mode	
19.4.2 Independent comparator	
19.5 Comparator interconnection	
19.6 Interrupt	
19.7 COMP register	
19.7.1 COMP register overview	
19.7.2 COMP interrupt enable register (COMP_INTEN)	
19.7.3 COMP low power select register (COMP_LPCKSEL)	400
19.7.4 COMP window mode register (COMP_WINMODE)	
19.7.5 COMP lock register (COMP_LOCK)	
19.7.6 COMP control register (COMP1_CTRL)	
19.7.7 COMP filter register (COMP1_FILC)	
19.7.8 COMP filter frequency division register (COMP1_FILP)	
19.7.9 COMP control register (COMP2_CTRL)	
19.7.10 COMP filter register (COMP2_FILC)	
19.7.11 COMP filter frequency division register (COMP2_FILP)	
19.7.12 COMP output select register (COMP2_OSEL)	407
19.7.13 COMP reference voltage register (COMP_VREFSCL)	
19.7.14 COMP test register(COMP_TEST)	
19.7.15 COMP interrupt status register (COMP_INTSTS)	409
20 Operational Amplifier (OPAMP)	410
20.1 Main features	410
20.1.1 OPAMP function description	410
20.2 OPAMP working mode	
20.2.1 OPAMP independent op amp mode	
20.2.2 OPAMP follow mode	
20.2.3 OPAMP internal gain (PGA) mode	
20.2.4 OPAMP with filtered internal gain mode	414
20.2.5 OPAMP calibration	
20.2.6 OPAMP Independent write protection	
20.2.7 OPAMP TIMER controls the switching mode	415
20.3 OPAMP register	
20.3.1 OPAMP register overview	
20.3.2 OPAMP Control Status Register (OPAMP1 CS)	
	110






20.3.3 OPAMP Control Status Register (OPAMP2_CS)	
20.3.4 OPAMP Lock register (OPAMP_LOCK)	
21 Liquid Crystal Display Controller (LCD)	420
21.1 Introduction	420
21,2 Main features	420
21.3 Functional block diagram	421
21.4 Functional description	
21.4.1 Frequency generator	
21.4.2 Common end driver	
21.4.3 Segment driver	425
21.4.4 Voltage generator and contrast control	430
21.4.5 Double buffer display	432
21.4.6 COM and SEG multiplexing	432
21.5 Working process	436
21.6 Low power mode	437
21.7 Interrupt request	437
21.8 LCD controller register	437
21.8.1 LCD controller register overview	
21.8.2 LCD control register (LCD_CTRL)	
21.8.3 LCD frame control register (LCD_FCTRL)	440
21.8.4 LCD status register (LCD_STS)	
21.8.5 LCD clear register (LCD_CLR)	
21.8.6 LCD display memory register (LCD_RAM1_COMx x = 07)	
21.8.7 LCD display memory register (LCD_RAM2_COMx x = 03)	
21.8.8 LCD display memory register (LCD_RAM2_COMx x = 47)	444
22 I <sup>2</sup> C interface	446
22.1 Introduction	446
22.2 Main features	
22.3 Function description	
22,3,1 SDA and SCL line control	
22.3.2 Software communication process	
22.3.3 Error conditions description	
22.3.4 DMA application	
22.3.5 Packet error check	
22.3.6 SMBus	461
22.4 Debug mode	463
22.5 Interrupt request	463
22.6 I2C register description	464
22.6.1 I2C register overview	
22.6.2 I2C Control register 1 (I2C_CTRL1)	465
22.6.3 I2C Control register 2 (I2C_CTRL2)	467
22.6.4 I2C Own address register 1 (I2C_OADDR1)	468
22.6.5 I2C Own address register 2 (I2C_OADDR2)	469
22.6.6 I2C Data register (I2C_DAT)	
22.6.7 I2C Status register 1 (I2C_STS1)	469
22.6.8 I2C Status register 2 (I2C_STS2)	
22.6.9 I2C Clock control register (I2C_CLKCTRL)	474
22.6.10 I2C Rise time register (I2C_TMRISE)	475
23 Universal synchronous asynchronous receiver transmitter (USART)	476
23.1 Introduction	476
23.2 Main features	
23.3 Functional block diagram	478





23.4 Function description	478
23.4.1 USART frame format	479
23.4.2 Transmitter	480
23.4.3 Receiver	482
23.4.4 Generation of fractional baud rate	485
23.4.5 Receiver's tolerance clock deviation	486
23.4.6 Parity control	487
23.4.7 DMA application	
23.4.8 Hardware flow control	
23.4.9 Multiprocessor communication	492
23.4.10 Synchronous mode	
23.4.11 Single-wire half-duplex mode	
23.4.12 IrDA SIR ENDEC mode	
23.4.13 LIN mode	
23.4.14 Smartcard mode (ISO7816)	
23.5 Interrupt request	
23.6 Mode support	
23,7 USART register	
23.7.1 USART register overview.	
23.7.2 USART Status register (USART STS)	
23.7.3 USART Data register (USART DAT)	
23.7.4 USART Baud rate register (USART BRCF)	
23.7.5 USART control register 1 register (USART_CTRL1)	
23.7.6 USART control register 2 register (USART_CTRL1)	500
23.7.7 USART control register 3 register (USART_CTRL2)	
23.7.8 USART guard time and prescaler register (USART_GTP)	
24 Low power universal asynchronous receiver transmitter (LPUART)	515
24.1 Introduction	515
24.2 Main features	515
24.2 Main features	515 516
24.2 Main features	515 516 516
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format	
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter	
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver	
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation	
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation 24.4.5 Parity control	
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter. 24.4.3 Receiver. 24.4.4 Fractional baud rate generation 24.4.5 Parity control 24.4.6 DMA application	
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control	515 516 516 517 517 517 519 521 522 523
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control 24.4.8 Low power wake up	515 516 516 517 517 517 519 521 522 523 525
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control 24.4.8 Low power wake up 24.5 Interrupt request	515 516 516 517 517 517 519 521 523 525 527
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control 24.4.8 Low power wake up 24.5 Interrupt request 24.6 LPUART registers	
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control 24.4.8 Low power wake up 24.5 Interrupt request 24.6 LPUART registers 24.6.1 LPUART register overview	
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control 24.4.8 Low power wake up 24.5 Interrupt request 24.6 LPUART registers 24.6.1 LPUART register overview 24.6.2 LPUART status register (LPUART_STS)	
24.2 Main features  24.3 Functional block diagram  24.4 Function description  24.4.1 LPUART frame format  24.4.2 Transmitter  24.4.3 Receiver  24.4.4 Fractional baud rate generation  24.4.5 Parity control  24.4.6 DMA application  24.4.7 Hardware flow control  24.4.8 Low power wake up  24.5 Interrupt request  24.6 LPUART registers  24.6.1 LPUART register overview  24.6.2 LPUART status register (LPUART_STS)  24.6.3 LPUART interrupt enable register (LPUART_INTEN)	515 516 516 517 517 517 519 521 522 523 525 527 527 527 528
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control 24.4.8 Low power wake up 24.5 Interrupt request 24.6 LPUART registers 24.6.1 LPUART register overview 24.6.2 LPUART status register (LPUART_STS) 24.6.3 LPUART interrupt enable register (LPUART_INTEN) 24.6.4 LPUART control register (LPUART CTRL)	515 516 516 517 517 517 519 521 522 523 525 527 527 527 527 527 528
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control 24.4.8 Low power wake up 24.5 Interrupt request 24.6 LPUART registers 24.6.1 LPUART register overview 24.6.2 LPUART status register (LPUART_STS) 24.6.3 LPUART interrupt enable register (LPUART_INTEN) 24.6.4 LPUART control register (LPUART_CTRL) 24.6.5 LPUART baud rate configuration register 1 (LPUART_BRCFG1)	515 516 516 516 517 517 517 519 521 522 523 525 527 527 527 527 528 529
24.2 Main features  24.3 Functional block diagram  24.4 Function description  24.4.1 LPUART frame format  24.4.2 Transmitter  24.4.3 Receiver  24.4.4 Fractional baud rate generation  24.4.5 Parity control  24.4.6 DMA application  24.4.7 Hardware flow control  24.4.8 Low power wake up  24.5 Interrupt request  24.6 LPUART registers  24.6.1 LPUART registers verview  24.6.2 LPUART status register (LPUART_STS)  24.6.3 LPUART interrupt enable register (LPUART_INTEN)  24.6.4 LPUART control register (LPUART_CTRL)  24.6.5 LPUART baud rate configuration register 1 (LPUART_BRCFG1)  24.6.6 LPUART data register (LPUART DAT)	515 516 516 517 517 517 519 521 522 523 525 527 527 527 527 528 529 530 531
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter. 24.4.3 Receiver. 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control 24.4.8 Low power wake up 24.5 Interrupt request 24.6 LPUART register overview 24.6.1 LPUART register overview 24.6.2 LPUART status register (LPUART_STS) 24.6.3 LPUART interrupt enable register (LPUART_INTEN) 24.6.4 LPUART baud rate configuration register 1 (LPUART_BRCFG1) 24.6.5 LPUART data register (LPUART_DAT) 24.6.7 LPUART baud rate configuration register 2 (LPUART_BRCFG2)	515 516 516 516 517 517 517 519 521 522 523 525 527 527 527 527 527 527 527 528 529 530 531
24.2 Main features. 24.3 Functional block diagram. 24.4 Function description. 24.4.1 LPUART frame format. 24.4.2 Transmitter. 24.4.3 Receiver. 24.4.4 Fractional baud rate generation. 24.4.5 Parity control. 24.4.6 DMA application. 24.4.7 Hardware flow control. 24.4.8 Low power wake up. 24.5 Interrupt request. 24.6 LPUART registers. 24.6.1 LPUART register overview. 24.6.2 LPUART status register (LPUART_STS). 24.6.3 LPUART interrupt enable register (LPUART_INTEN). 24.6.4 LPUART baud rate configuration register 1 (LPUART_BRCFG1). 24.6.5 LPUART data register (LPUART_DAT). 24.6.7 LPUART baud rate configuration register 2 (LPUART_BRCFG2). 24.6.8 LPUART wake up data register (LPUART_WUDAT).	515 516 516 516 517 517 517 519 521 522 523 525 527 527 527 527 527 528 529 530 531 531
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter. 24.4.3 Receiver. 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control 24.4.8 Low power wake up 24.5 Interrupt request 24.6 LPUART register overview 24.6.1 LPUART register overview 24.6.2 LPUART status register (LPUART_STS) 24.6.3 LPUART interrupt enable register (LPUART_INTEN) 24.6.4 LPUART baud rate configuration register 1 (LPUART_BRCFG1) 24.6.5 LPUART data register (LPUART_DAT) 24.6.7 LPUART baud rate configuration register 2 (LPUART_BRCFG2)	515 516 516 516 517 517 517 519 521 522 523 525 527 527 527 527 527 528 529 530 531 531
24.2 Main features 24.3 Functional block diagram 24.4 Function description 24.4.1 LPUART frame format 24.4.2 Transmitter 24.4.3 Receiver 24.4.4 Fractional baud rate generation 24.4.5 Parity control 24.4.6 DMA application 24.4.7 Hardware flow control 24.4.8 Low power wake up 24.5 Interrupt request 24.6 LPUART registers 24.6.1 LPUART register overview 24.6.2 LPUART status register (LPUART_STS) 24.6.3 LPUART interrupt enable register (LPUART_INTEN) 24.6.4 LPUART baud rate configuration register 1 (LPUART_BRCFG1) 24.6.5 LPUART baud rate configuration register 2 (LPUART_BRCFG2) 24.6.7 LPUART baud rate configuration register 2 (LPUART_BRCFG2) 24.6.8 LPUART wake up data register (LPUART_WUDAT)	515 516 516 516 517 517 517 519 521 522 523 525 527 527 527 527 527 528 529 530 531 531 532
24.2 Main features. 24.3 Functional block diagram. 24.4 Function description. 24.4.1 LPUART frame format. 24.4.2 Transmitter. 24.4.3 Receiver. 24.4.4 Fractional baud rate generation. 24.4.5 Parity control. 24.4.6 DMA application. 24.4.7 Hardware flow control. 24.4.8 Low power wake up. 24.5 Interrupt request. 24.6 LPUART registers. 24.6.1 LPUART register overview. 24.6.2 LPUART status register (LPUART_STS). 24.6.3 LPUART interrupt enable register (LPUART_INTEN). 24.6.4 LPUART baud rate configuration register 1 (LPUART_BRCFG1). 24.6.5 LPUART data register (LPUART_DAT). 24.6.7 LPUART baud rate configuration register 2 (LPUART_BRCFG2). 24.6.8 LPUART wake up data register (LPUART_WUDAT).	515 516 516 516 517 517 517 519 521 522 523 525 527 527 527 527 527 528 529 530 531 531 531





25,2,2 I <sup>2</sup> S features	
25.3 SPI function description	536
25.3.1 General description.	
25.3.2 SPI work mode	
25.3.3 Status flag	
25.3.4 Disabling the SPI	
25.3.5 SPI communication using DMA	
25.3.6 CRC calculation	548
25.3.7 Error flag	549
25.3.8 SPI interrupt	549
25.4 I <sup>2</sup> S function description	
25.4.1 Supported audio protocols	552
25.4.2 Clock generator	558
25.4.3 I <sup>2</sup> S Transmission and reception sequence	560
25.4.4 Status flag	562
25.4.5 Error flag	563
25.4.6 I <sup>2</sup> S interrupt	
25.4.7 DMA function	564
25.5 SPI and I <sup>2</sup> S register description	564
25.5.1 SPI register overview	564
25.5.2 SPI control register 1 (SPI_CTRL1) (not used in I2S mode)	564
25.5.3 SPI control register 2 (SPI_CTRL2)	567
25.5.4 SPI status register (SPI STS)	
25.5.5 SPI data register (SPI DAT)	569
25.5.6 SPI CRC polynomial register (SPI CRCPOLY) (not used in I <sup>2</sup> S mode)	
25.5.7 SPI RX CRC register (SPI CRCRDAT) (not used in I <sup>2</sup> S mode)	
25.5.8 SPI TX CRC register (SPI_ CRCTDAT)	
25.5.9 SPI I <sup>2</sup> S configuration register (SPI I2SCFG)	
25.5.10 SPI_I2S prescaler register (SPI_I2SPREDIV)	
26 Controller area network (CAN)	5/3
26.1 Introduction to CAN	573
26.2 Main features of CAN	573
26.3 CAN overall introduction	573
26.3.1 CAN module	574
26.3.2 CAN working mode	574
26.3.3 Send mailbox	576
26.3.4 Receiving filter	576
26.3.5 Receive FIFO	576
26.3.6 CAN Test mode	577
26.3.7 CAN Debugging mode	580
26.4 CAN function description	580
26.4.1 Send processing.	
26.4.2 Time triggered communication mode	
26.4.3 Non-automatic retransmission mode	
26.4.4 Receiving management	
26.4.5 Identifier filtering	
26.4.6 Message storage	
26.4.7 Bit time characteristic	
26.5 CAN interrupt	
26.5.1 Error management	
26.5.2 Bus-Off recovery	
26.6 CAN Configuration Flow	
26.7 CAN Register File	
26.7.1 Register Description	
··- <i>G</i> 1	



26.7.2 CAN register address overview	
26.7.3 CAN control and status register	
26.7.4 CAN mailbox register	609
26.7.5 CAN filter register	614
27 Universal serial bus full-speed device interface (USB_FS_Device)	618
27.1 Introduction	618
27.2 Main features	618
27.3 Clock configuration	619
27.4 Functional description	
27.4.1 Access Packet Buffer Memory	
27.4.2 Buffer description table	
27.4.3 Double-buffered endpoints	
27.4.4 USB transfer	624
27.4.5 USB events and interrupts	629
27.4.6 Endpoint initialization	631
27.5 USB registers	631
27.5.1 USB register overview	631
27.5.2 USB endpoint n register (USB_EPn), n=[07]	632
27.5.3 USB control register (USB_CTRL)	635
27.5.4 USB interrupt status register (USB_STS)	637
27.5.5 USB frame number register (USB_FN)	639
27.5.6 USB device address register (USB_ADDR)	640
27.5.7 USB packet buffer description table address register (USB_BUFTAB)	640
27.6 Buffer description table	641
27.6.1 Send buffer address register n (USB_ADDRn_TX)	641
27.6.2 Send data byte number register n (USB_CNTn_TX)	641
27.6.3 Receive buffer address register n (USB_ADDRn_RX)	
27.6.4 Receive data byte number register n (USB_CNTn_RX)	642
28 Debug support (DBG)	644
28.1 Overview	644
28.2 JTAG/SWD function	
28.2.1 Switch JTAG/SWD interface	
28.2.2 Pin allocation	
28.3 MCU debug function	
28.3.1 Low-power mode debug support	646
28.3.2 Peripherals debug support	
28.4 DBG registers	
28.4.1 DBG register overview	647
28.4.2 ID register (DBG ID)	
28.4.3 Debug control register (DBG_CTRL)	648
29 Unique device serial number (UID)	650
29.1 Introduction	650
29.2 UID register	650
29.3 UCID register	
30 Version history	651
31 Notice Error!	Bookmark not defined.

Email: sales@nsing.com.sg





### List of tables

Table 2-1 List of peripheral register addresses	4
Table 2-2 List of boot mode	7
Table 2-3 Flash bus address list	8
Table 2-4 Option byte list	
Table 2-5 Read protection configuration list	
Table 2-6 Flash read-write-erase <sup>(1)</sup> permission control table	16
Table 2-7 FLASH register overview	22
Table 3-1 Power modes	35
Table 3-2 Blocks running state	36
Table 3-3 PWR register overview	42
Table 4-1 RCC register overview	59
Table 5-1 I/O port configuration table	90
Table 5-2 Input and output characteristics of different configurations	91
Table 5-3 Debug port image	97
Table 5-4 ADC external trigger injection conversion alternate function remapping	97
Table 5-5 ADC external trigger regular conversion alternate function remapping	98
Table 5-6 TIM1 alternate function remapping	98
Table 5-7 TIM2 alternate function remapping	98
Table 5-8 TIM3 alternate function remapping	99
Table 5-9 TIM4 alternate function remapping	99
Table 5-10 TIM5 alternate function remapping	99
Table 5-11 TIM8 alternate function remapping	99
Table 5-12 TIM9 alternate function remapping	100
Table 5-13 LPTIM alternate function remapping	100
Table 5-14 CAN alternate function remapping	100
Table 5-15 USART1 alternate function remapping	100
Table 5-16 USART2 alternate function remapping	101
Table 5-17 USART3 alternate function remapping	101
Table 5-18 UART4 alternate function remapping	102
Table 5-19 UART5 alternate function remapping	102
Table 5-20 LPUART alternate function remapping	102
Table 5-21 I2C1 alternate function remapping	103
Table 5-22 I2C2 alternate function remapping	104
Table 5-23 SPI1 alternate function remapping	104




Table 5-24 SPI2/I2S2 alternate function remapping	105
Table 5-25 COMP1 alternate function remapping	105
Table 5-26 COMP2 alternate function remapping	105
Table 5-27 EVENTOUT alternate function remapping	106
Table 5-28 RTC alternate function remapping	106
Table 5-29 LCD alternate function remapping	106
Table 5-30 LCD pin mapping function distinction	107
Table 5-31 ADC/DAC	107
Table 5-32 TIM1/TIM8	107
Table 5-33 TIM2/3/4/5/9	108
Table 5-34 LPTIM	108
Table 5-35 CAN	108
Table 5-36 USART	108
Table 5-37 UART	108
Table 5-38 LPUART	108
Table 5-39 I2C	109
Table 5-40 SPI-I2S	109
Table 5-41 USB	109
Table 5-42 JTAG/SWD.	109
Table 5-43 Other	109
Table 5-44 GPIO register overview	110
Table 5-45 AFIO register overview	119
Table 6-1 Vector table	124
Table 6-2 EXTI register overview	131
Table 7-1 Programmable data width and endian operation (when PINC = MINC = 1)	139
Table 7-2 Flow control table	141
Table 7-3 DMA interrupt request	142
Table 7-4 DMA request mapping	143
Table 7-5 DMA register overview	144
Table 8-1 CRC register overview	155
Table 10-1 Counting direction versus encoder signals	194
Table 10-2 Register overview	197
Table 10-3 TIMx internal trigger connection	204
Table 10-4 Output control bits of complementary OCx and OCxN channels with break function	216
Table 11-1 Counting direction versus encoder signals	253



Table 11-2 Register overview	255
Table 11-3 TIMx internal trigger connection	262
Table 11-4 Output control bits of standard OCx channel	272
Table 12-1 Register overview	283
Table 13-1 Pre-scaler division ratios	290
Table 13-2 9 trigger inputs corresponding to LPTIM_CFG.TRGSEL[2:0] bits	291
Table 13-3 Encoder counting scenarios	297
Table 13-4 Interruption events	300
Table 14-1 RTC register overview	321
Table 15-1 IWDG counting maximum and minimum reset time	343
Table 15-2 IWDG register overview	344
Table 16-1 Maximum and minimum counting time of WWDG	350
Table 16-2 WWDG register overview	351
Table 17-1 ADC pins	355
Table 17-2 Analog watchdog channel selection.	360
Table 17-3 Right-align data	364
Table 17-4 Left-aligne data	364
Table 17-5 ADC is used for external triggering of regular channels	365
Table 17-6 ADC is used for external triggering of injection channels	365
Table 17-7 ADC interrupt	367
Table 17-8 ADC register overview	367
Table 18-1 DAC pins	384
Table 18-2 DAC external trigger	386
Table 18-3 DAC registers overview	390
Table 19-1 COMP register overview	399
Table 20-1 OPAMP register overview	415
Table 21-1 Frame rate calculation example	422
Table 21-2 Blink frequency configure example	430
Table 21-3 COM and SEG pins mapping table	433
Table 21-4 LCD controller overview	437
Table 22-1 Comparison between SMBus and I2C	461
Table 22-2 I <sup>2</sup> C interrupt request	463
Table 22-3 I2C register overview	464
Table 23-1 Stop bit configuration	480
Table 23-2 Data sampling for noise detection	485



Table 23-3 Error calculation when setting baud rate	486
Table 23-4 when DIV_Decimal = 0. Tolerance of USART receiver	487
Table 23-5 when DIV_Decimal != 0. Tolerance of USART receiver	487
Table 23-6 Frame format	487
Table 23-7 USART interrupt request	503
Table 23-8 USART mode setting (1)	504
Table 23-9 USART register overview.	504
Table 24-1 Data sampling for noise detection	521
Table 24-2 Parity frame format	523
Table 24-3 LPUART interrupt requests	527
Table 24-4 LPUART register overview	527
Table 25-1 SPI interrupt request	549
Table 25-2 Use the standard 8MHz HSE clock to get accurate audio frequency	560
Table 25-3 I <sup>2</sup> S interrupt request	563
Table 25-4 SPI register overview.	564
Table 26-1 Examples of filter numbers	586
Table 26-2 Send mailbox register list	587
Table 26-3 Receive mailbox register list	588
Table 26-4 CAN register overview	595
Table 27-1 DATTOG and SW_BUF definitions	622
Table 27-2 How to use double buffering	622
Table 27-3 How to use isochronous double buffering	629
Table 27-4 Resume event detection	630
Table 27-5 USB register overview	631
Table 27-6 Receive status code	635
Table 27-7 Send status code	635
Table 27-8 Endpoint packet receive buffer size definition	643
Table 28-1 Debug port pin	646
Table 28-2 DBG register overview	647





## List of figures

Figure 2-1 Bus architecture	2
Figure 2-2 Bus address map	4
Figure 3-1 Power supply block diagram	33
Figure 3-2 Brown-out reset (BOR) waveform	34
Figure 3-3 PVD threshold waveform	35
Figure 4-1 System reset generation	51
Figure 4-2 Clock Tree	53
Figure 4-3 HSE/LSE clock source	54
Figure 4-4 PLL clock source selection	56
Figure 5-1 Basic structure of I/O port	90
Figure 5-2 Input floating/pull-up/pull-down configuration	92
Figure 5-3 Output mode configuration	93
Figure 5-4 Alternate function configuration	94
Figure 5-5 High impedance analog mode configuration	95
Figure 6-1 External interrupt/event controller block diagram	128
Figure 6-2 External interrupt generic I/O image	129
Figure 7-1 DMA block diagram	137
Figure 8-1 CRC calculation unit block diagram	154
Figure 10-1 Block diagram of TIM1 and TIM8	161
Figure 10-2 Counter timing diagram with prescaler division change from 1 to 4	162
Figure 10-3 Timing diagram of up-counting. The internal clock divider factor = 2/N	163
Figure 10-4 Timing diagram of the up-counting, update event when ARPEN=0/1	164
Figure 10-5 Timing diagram of the down-counting, internal clock divided factor = 2/N	165
Figure 10-6 Timing diagram of the Center-aligned, internal clock divided factor =2/N	166
Figure 10-7 A center-aligned sequence diagram that includes counter overflows and underflows (ARPEN =	1) 167
Figure 10-8 Repeat count sequence diagram in down-counting mode	168
Figure 10-9 Repeat count sequence diagram in up-counting mode	169
Figure 10-10 Repeat count sequence diagram in center-aligned mode	169
Figure 10-11 Control circuit in normal mode, internal clock divided by 1	170
Figure 10-12 TI2 external clock connection example	171
Figure 10-13 Control circuit in external clock mode 1	172
Figure 10-14 External trigger input block diagram	172
Figure 10-15 Control circuit in external clock mode 2	173
Figure 10-16 Capture/compare channel (example: channel 1 input stage)	174



Figure 10-17 Capture/compare channel 1 main circuit.	175
Figure 10-18 Output part of channelx (x= 1,2,3, take channel 1 as example)	176
Figure 10-19 Output part of channelx (x= 4)	176
Figure 10-20 PWM input mode timing	178
Figure 10-21 Output compare mode, toggle on OC1	180
Figure 10-22 Center-aligned PWM waveform (AR=8)	181
Figure 10-23 Edge-aligned PWM waveform (APR=8)	182
Figure 10-24 Clearing the OCxREF of TIMx	185
Figure 10-25 Complementary output with dead-time insertion	186
Figure 10-26 Output behavior in response to a break	188
Figure 10-27 Control circuit in reset mode	189
Figure 10-28 Control circuit in Trigger mode	190
Figure 10-29 Control circuit in Gated mode	191
Figure 10-30 Control circuit in Trigger Mode + External Clock Mode2	192
Figure 10-31 6-step PWM generation, COM example (OSSR=1)	193
Figure 10-32 Example of counter operation in encoder interface mode	194
Figure 10-33 Encoder interface mode example with IC1FP1 polarity inverted	195
Figure 10-34 Example of Hall sensor interface	196
Figure 11-1 Block diagram of TIMx (x=2, 3, 4, 5 and 9)	226
Figure 11-2 Counter timing diagram with prescaler division change from 1 to 4	227
Figure 11-3 Timing diagram of up-counting. The internal clock divider factor = 2/N	228
Figure 11-4 Timing diagram of the up-counting, update event when ARPEN=0/1	229
Figure 11-5 Timing diagram of the down-counting, internal clock divided factor = 2/N	230
Figure 11-6 Timing diagram of the Center-aligned, internal clock divided factor =2/N	231
Figure 11-7 A center-aligned sequence diagram that includes counter overflows and underflows (ARPEN = 1)	232
Figure 11-8 Control circuit in normal mode, internal clock divided by 1	233
Figure 11-9 TI2 external clock connection example	234
Figure 11-10 Control circuit in external clock mode 1	235
Figure 11-11 External trigger input block diagram	235
Figure 11-12 Control circuit in external clock mode 2	236
Figure 11-13 Capture/compare channel (example: channel 1 input stage)	237
Figure 11-14 Capture/compare channel 1 main circuit	238
Figure 11-15 Output part of channelx $(x = 1,2,3,4;$ take channel 4 as an example)	239
Figure 11-16 PWM input mode timing	241
Figure 11-17 Output compare mode, toggle on OC1	243



Figure 11-18 Center-aligned PWM waveform (AR=8)	244
Figure 11-19 Edge-aligned PWM waveform (APR=8)	245
Figure 11-20 Example of One-pulse mode	246
Figure 11-21 Control circuit in reset mode	248
Figure 11-22 Block diagram of timer interconnection	249
Figure 11-23 TIM2 gated by OC1REF of TIM1	250
Figure 11-24 TIM2 gated by enable signal of TIM1	251
Figure 11-25 Trigger TIM2 with an update of TIM1	252
Figure 11-26 Triggers timers 1 and 2 using the TI1 input of TIM1	253
Figure 11-27 Example of counter operation in encoder interface mode	254
Figure 11-28 Encoder interface mode example with IC1FP1 polarity inverted	255
Figure 12-1 Block diagram of TIMx (x = 6 and 7)	277
Figure 12-2 Counter timing diagram with prescaler division change from 1 to 4	278
Figure 12-3 Timing diagram of up-counting. The internal clock divider factor = 2/N	280
Figure 12-4 Timing diagram of the up-counting, update event when ARPEN=0/1	281
Figure 12-5 Control circuit in normal mode, internal clock divided by 1	282
Figure 13-1 LPTIM Diagram	289
Figure 13-2 Glitch filter timing diagram	291
Figure 13-3 LPTIM output waveform, Continuous counting mode configuration	292
Figure 13-4 PTIM output waveform, single counting mode configuration	293
Figure 13-5 LPTIM output waveform, Single counting mode configuration and One-time mode activated	294
Figure 13-6 Waveform generation	295
Figure 13-7 Encoder mode counting sequence	298
Figure 13-8 Input waveforms of Input1 and Input2 when the decoder module is working normally	299
Figure 13-9 Input1 and Input2 input waveforms when decoder module is not working	299
Figure 14-1 RTC Block Diagram	312
Figure 15-1 Functional block diagram of the independent watchdog module	342
Figure 16-1 Watchdog block diagram	348
Figure 16-2 Refresh window and interrupt timing of WWDG	349
Figure 17-1 Block diagram of a single ADC	355
Figure 17-2 ADC clock	356
Figure 17-3 ADC channels and Pin connections	358
Figure 17-4 Timing diagram	360
Figure 17-5 Injection conversion delay	362
Figure 17-6 Calibration sequence diagram	363



Figure 17-7 Temperature sensor and VREFINT Diagram of the channel	366
Figure 18-1 Block diagram of a DAC channel	384
Figure 18-2 Data register of single DAC channel mode	386
Figure 18-3 Time diagram of transitions with trigger disable	387
Figure 18-4 LFSR algorithm for DAC	388
Figure 18-5 DAC conversion with LFSR waveform generation (enable software trigger)	389
Figure 18-6 Triangle wave generation of DAC	390
Figure 18-7 DAC conversion with trigonometry generation (enable software trigger)	390
Figure 19-1 Comparator Controller Functional Diagram	395
Figure 20-1 Block diagram of OPAMP1 and OPAMP2 connection diagram	411
Figure 20-2 OPAMP independent op amp mode	412
Figure 20-3 Follow mode	413
Figure 20-4 Internal gain mode	414
Figure 20-5 Internal gain mode with filtering	414
Figure 21-1 LCD controller block diagram	421
Figure 21-2 Odd-even frames example(1/4 duty cycle, 1/3 bias)	424
Figure 21-3 Static duty cycle example	425
Figure 21-4 1/2 duty cycle, 1/2 bias	426
Figure 21-5 1/3 duty cycle, 1/3 bias	427
Figure 21-6 1/4 duty cycle, 1/3 bias	428
Figure 21-7 1/8 duty cycle, 1/4 bias	429
Figure 21-8 LCD drive voltage control	431
Figure 21-9 Dead time	432
Figure 22-1 I <sup>2</sup> C functional block diagram	449
Figure 22-2 I2C bus protocol	449
Figure 22-3 Slave transmitter transfer sequence diagram.	452
Figure 22-4 Slave receiver transfer sequence diagram	453
Figure 22-5 Master transmitter transfer sequence diagram	455
Figure 22-6 Master receiver transfer sequence diagram	457
Figure 23-1 USART block diagram	478
Figure 23-2 word length = 8 setting	479
Figure 23-3 word length = 9 setting	480
Figure 23-4 configuration stop bit	481
Figure 23-5 TXC/TXDE changes during transmission	482
Figure 23-6 Start bit detection	483



Figure 23-7 Transmission using DMA	489
Figure 23-8 Reception using DMA	490
Figure 23-9 hardware flow control between two USART	490
Figure 23-10 RTS flow control.	491
Figure 23-11 CTS flow controls	492
Figure 23-12 Mute mode using idle line detection	493
Figure 23-13 Mute mode detected using address mark	494
Figure 23-14 USART synchronous transmission example	495
Figure 23-15 USART data clock timing example (WL=0)	495
Figure 23-16 USART data clock timing example (WL=1)	496
Figure 23-17 RX data sampling / holding time	496
Figure 23-18 IrDASIRENDEC-Block diagram.	498
Figure 23-19 IrDA data Modulation (3/16)-normal mode	498
Figure 23-20 Break detection in LIN mode (11-bit break length-the LINBDL bit is set)	500
Figure 23-21 Break detection and framing error detection in LIN mode	501
Figure 23-22 ISO7816-3 Asynchronous Protocol.	502
Figure 23-23 Use 1.5 stop bits to detect parity errors	503
Figure 24-1 LPUART block diagram	516
Figure 24-2 frame format.	517
Figure 24-3 TXC changes during transmission	519
Figure 24-4 Data sampling for noise detection.	521
Figure 24-5 Sending using DMA	524
Figure 24-6 Receiving with DMA	525
Figure 24-7 Hardware flow control between two LPUART	525
Figure 24-8 RTS flow control.	526
Figure 24-9 CTS flow control.	526
Figure 25-1 SPI block diagram	536
Figure 25-2 Selective management of hardware/software	537
Figure 25-3 Master and slave applications	538
Figure 25-4 Data clock timing diagram	539
Figure 25-5 Schematic diagram of the change of TE/RNE/BUSY when the host is continuously tranduplex mode	
Figure 25-6 Schematic diagram of TE/BUSY change when host transmits continuously in one-way or	nly mode 541
Figure 25-7 Schematic diagram of RNE change when continuous transmission occurs in rece (BIDIRMODE = 0 and RONLY = 1)	
Figure 25-8 Schematic diagram of the change of TE/RNE/BUSY when the slave is continuously trans	smitting in full



duplex mode	543
Figure 25-9 Schematic diagram of TE/BUSY change during continuous transmission in slave unidirect only mode	
Figure 25-10 Schematic diagram of TE/BUSY change when BIDIRMODE = 0 and RONLY = 0 discontinuously	
Figure 25-11 Transmission using DMA	547
Figure 25-12 Reception using DMA	548
Figure 25-13 I <sup>2</sup> S block diagram	551
Figure 25-14 I <sup>2</sup> S Philips protocol waveform (16/32-bit full precision, CLKPOL = 0)	553
Figure 25-15 I <sup>2</sup> S Philips protocol standard waveform (24-bit frame, CLKPOL = 0)	553
Figure 25-16 I <sup>2</sup> S Philips protocol standard waveform (16-bit extended to 32-bit packet frame, CLKP	$OL = 0) \dots 554$
Figure 25-17 The MSB is aligned with 16-bit or 32-bit full precision, CLKPOL = 0	555
Figure 25-18 MSB aligns 24-bit data, CLKPOL = 0	555
Figure 25-19 MSB-aligned 16-bit data is extended to 32-bit packet frame, CLKPOL = 0	556
Figure 25-20 LSB alignment 16-bit or 32-bit full precision, CLKPOL = 0	556
Figure 25-21 LSB aligns 24-bit data, CLKPOL = 0	557
Figure 25-22 LSB aligned 16-bit data is extended to 32-bit packet frame, CLKPOL = 0	557
Figure 25-23 PCM standard waveform (16 bits)	558
Figure 25-24 PCM standard waveform (16-bit extended to 32-bit packet frame)	558
Figure 25-25 I <sup>2</sup> S clock generator structure	559
Figure 25-26 Audio sampling frequency definition	559
Figure 26-1 Topology of CAN network	574
Figure 26-2 CAN working mode	576
Figure 26-3 Single CAN block diagram	577
Figure 26-4 loopback mode	578
Figure 26-5 silent mode	579
Figure 26-6 loopback silent mode	579
Figure 26-7 Send mailbox status	582
Figure 26-8 Receive FIFO status	583
Figure 26-9 Filter bit width setting-register organization	585
Figure 26-10 Examples of filter mechanisms	587
Figure 26-11 Bit sequence	589
Figure 26-12 Various CAN frames	590
Figure 26-13 Event flag and interrupt generation	591
Figure 26-14 CAN error state diagram	592
Figure 27-1 USB device block diagram	618



Figure 27-2 The user applications on the microcontrollers and the USB modules access Packet Buffer Memory.	620
Figure 27-3 The relationship between the buffer description table and the endpoint packet buffer	621
Figure 27-4 Double buffered bulk endpoint example	624
Figure 27-5 Control transfer	628
Figure 28-1 N32L40x level and Cortex <sup>TM</sup> -M4F level debugging block diagram	644



## 1 Abbreviations

### 1.1 Abbreviations

The following abbreviations are used in the description of registers:

read/write(rw)	Software can read and write this bit.	
read-only(r)	Software can only read this bit.	
write-only(w)	Software can only write this bit, and reading this bit will return the reset value.	
read/clear(rc_w1)	Software can read this bit or clear it by writing' 1', and writing' 0' has no effect on this	
	bit.	
read/clear(rc_w0)	Software can read this bit or clear it by writing' 0', and writing' 1' has no effect on this	
	bit.	
read/clear by read(rc_r)	Software can read this bit. Reading this bit will automatically clear it to' 0'. Writing' 0'	
	has no effect on this bit.	
read/set(rs)	Software can read or set this bit. Writing' 0' has no effect on this bit.	
read-only write trigger(rt_w)	Software can read this bit and write' 0' or' 1' to trigger an event, but it has no effect on	
	this bit value.	
toggle(t)	Software can only flip this bit by writing' 1', and writing' 0' has no effect on this bit.	
Reserved(Res.)	Reserved bits, the default value must be kept unchanged.	

## 1.2 Available Peripherals

For all models of N32L40x microcontroller series, the existence and number of a peripheral, please refer to the data sheet of the corresponding model.



## 2 Memory And Bus Architecture

### 2.1 System Architecture

### 2.1.1 Bus Architecture

TPIU Flash SW/JTAG Flash ICode iCache Max:64MHz Cortex-M4FP Core SBus Fmax:64MHz NVIC FPU DSP AHB Bus Matrix DMA DMA SAC RCC ADC CRC AFIO LPTIM PWR TIM2 Max:32MHz **GPIOA** USART1 TIM3 GPIOB UART4 RTC TIM4 GPIOC UART5 IWDG TIM5 Max:16MHz APB2 GPIOD SPI1/I2S1 USART2 WWDG TIM1 SPI2/I2S2 USART3 TIM8 LPUART OPA APB1 USB2.0FS COMP TIM6 CAN LCD TIM7 TIM9 I2C1 DAC I2C2

Figure 2-1 Bus Architecture

• ICode bus: Connect the ICode bus of Cortex®-M4F core with the flash instruction interface. Instruction prefetching is completed on this bus.



- DCode bus: This bus connects the DCode bus of Cortex®-M4F core with the data interface of flash memory (constant loading and debugging access).
- SBus: This bus connects the SBus bus (peripheral bus) of Cortex®-M4F core to the bus matrix, which coordinates the access between the core and DMA.
- SAC/CRC has designed matrix interconnection, which supports DMA transmission by software triggering.
- The system consists of two AHB2APB Bridges, i.e. AHB2APB1 and AHB2APB2. The maximum speed of APB1 PCLK is 16MHz; the maximum speed of APB2 PCLK is 32MHz.

### 2.1.2 Bus Address Mapping

The address mapping includes all AHB and APB peripherals: AHB peripherals, APB1 peripherals, APB2 peripherals, Flash, SRAM, System Memory, etc. And the address space of SRAM is located in the bit-band region of SRAM, and atomic accesses can be made through the bit-band Alias to perform read-modify-write operations on the target bits of the bit-band region. The address spaces of all APB and AHB peripherals are located in the bit-band region of the peripherals. Atomic accesses can be made through the bit-band Alias to perform read-modify-write operations on the target bits of the bit-band region. The specific mapping is as follows:

Email: sales@nsing.com.sg



0x1000 0000

0x0800\_0000 - 0x0801\_FFFF 0x0002\_0000 - 0x07FF\_FFFF

Reserved Main FLASH

0x0000\_0000 - 0x0001\_FFFF Aliased to Flash/SystemMemory/SRAM




Figure 2-2 Bus Address Map

**Table 2-1 List Of Peripheral Register Addresses** 

CODE 0.5GB

Address Range	Peripherals	Bus
0x4002_4800 - 0x5FFF_FFFF	Reserved	
0x4002_4400 - 0x4002_47FF	SAC SRAM 512B*2	
0x4002_4000 - 0x4002_43FF	SAC	
0x4002_3400 - 0x4002_3FFF	Reserved	
0x4002_3000 - 0x4002_33FF	CRC	
0x4002_2400 - 0x4002_2FFF	Reserved	AHB
0x4002_2000 - 0x4002_23FF	FLASH	
0x4002_1400 - 0x4002_1FFF	Reserved	
0x4002_1000 - 0x4002_13FF	RCC	
0x4002_0C00 - 0x4002_0FFF	Reserved	
0x4002_0800 - 0x4002_0BFF	ADC	

0x4000 1000

0x4000 0C00

0x4000\_0c00 0x4000\_0FFF 0x4000\_0800 - 0x4000\_0BFF 0x4000\_0400 - 0x4000\_07FF 0x4000\_0000 - 0x4000\_03FF

0x4000 13FF

0x4000 0FFF



Address Range	Peripherals	Bus
$0x4002\_0400 - 0x4002\_07FF$	Reserved	
$0x4002\_0000 - 0x4002\_03FF$	DMA	
$0x4001\_8000 - 0x4001\_FFFF$	Reserved	
$0x4001\_5800 - 0x4001\_7FFF$	Reserved	
0x4001_5400 - 0x4001_57FF	UART5	
0x4001_5000 - 0x4001_53FF	UART4	
0x4001_4400 - 0x4001_4FFF	Reserved	
0x4001_3C00 - 0x4001_43FF	SPI2/I2S2	
0x4001_3800 - 0x4001_3BFF	USART1	
$0x4001\_3400 - 0x4001\_37FF$	TIM8	
$0x4001\_3000 - 0x4001\_33FF$	SPI1/I2S1	A DD2
0x4001_2C00 - 0x4001_2FFF	TIM1	APB2
0x4001_1800 - 0x4001_2BFF	Reserved	
0x4001_1400 - 0x4001_17FF	GPIOD	
0x4001_1000 - 0x4001_13FF	GPIOC	
0x4001_0C00 - 0x4001_0FFF	GPIOB	
0x4001_0800 - 0x4001_0BFF	GPIOA	
0x4001_0400 - 0x4001_07FF	EXTI	
0x4001_0000 - 0x4001_03FF	AFIO	
$0x4000\_7800 - 0x4000\_FFFF$	Reserved	
0x4000_7400 - 0x4000_77FF	DAC	
0x4000_7000 - 0x4000_73FF	PWR	
0x4000_6800 - 0x4000_6FFF	Reserved	
0x4000_6400 - 0x4000_67FF	CAN	
0x4000_6000 - 0x4000_63FF	USB SRAM 512B	
0x4000_5C00 - 0x4000_5FFF	USB Register	
$0x4000\_5800 - 0x4000\_5BFF$	I2C2	
0x4000_5400 - 0x4000_57FF	I2C1	
0x4000_5000 - 0x4000_53FF	LPUART	
0x4000_4C00 - 0x4000_4FFF	LPTIM	APB1
0x4000_4800 - 0x4000_4BFF	USART3	
0x4000_4400 - 0x4000_47FF	USART2	
0x4000_4000 - 0x4000_43FF	Reserved	
0x4000_3C00 - 0x4000_3FFF	TIM9	
0x4000_3800 - 0x4000_3BFF	Reserved	
0x4000_3400 - 0x4000_37FF	Reserved	
0x4000_3000 - 0x4000_33FF	IWDG	
0x4000_2C00 - 0x4000_2FFF	WWDG	
0x4000_2800 - 0x4000_2BFF	RTC	
0x4000_2400 - 0x4000_27FF	COMP	



Address Range	Peripherals	Bus
0x4000_2000 - 0x4000_23FF	OPAMP	
0x4000_1C00 - 0x4000_1FFF	Reserved	
0x4000_1800 - 0x4000_1BFF	Reserved	
0x4000_1400 - 0x4000_17FF	TIM7	
0x4000_1000 - 0x4000_13FF	TIM6	
0x4000_0C00 - 0x4000_0FFF	TIM5	
0x4000_0800 - 0x4000_0BFF	TIM4	
0x4000_0400 - 0x4000_07FF	TIM3	
0x4000_0000 - 0x4000_03FF	TIM2	

### 2.1.2.1 Bit banding

Cortex<sup>®</sup>-M4F memory map includes two bit-band regions. These two bit-band regions map each word in the alias memory region to a bit in the bit-band memory region. When writing a word in the alias region, it is equivalent to performing a read-modify-write operation on the target bits of the bit-band region.

Both the peripheral registers and SRAM are mapped into a bit-band region, which allows a single bit-band region write and read operation to be performed.

The following mapping formula shows how each byte in the alias region corresponds to the corresponding bit in the bit band region:

bitband byte addr = bitband base + (byte offset $\times$ 32) + (bit number $\times$ 4)

In which:

bitband\_byte\_addr is the address of the byte in the alias memory region, which is mapped to a certain target bit; bitband base is the starting address of the alias region;

byte offset is the serial number of the byte containing the target bit in the bit-band region;

bit number is the position of the target bit (0-7).

For example:

The following example shows how to map bit 4 of the bytes located at SRAM address 0x20000400 to the alias region:  $0x22008010 = 0x22000000 + (0x400 \times 32) + (4 \times 4)$ .

Writing to address 0x22008010 has the same effect as read-modify-write operation on bit 4 of the byte at SRAM address 0x20000400.

Reading 0x22008010 address returns the value of bit 4 (0x01 or 0x00) of address 0x20000400 bytes in SRAM. Please refer to "Cortex®-M4F Technical Reference Manual" for more information about bit-banding.

## 2.1.3 Boot Management

#### 2.1.3.1 Boot address

During system startup, you can select the BOOT mode after the reset through the BOOT0 pin and the user option byte BOOT configuration(USER2). After a system reset or exit from Standby mode, the value of the BOOT pin will



be re-sampled and the option byte boot configuration (USER2) will be re-sampled. After a startup delay has elapsed, the CPU fetches the top of stack value from address  $0x0000\_0000$  and executes the code from the reset vector address indicated by address  $0x0000\_0004$ . Because of the Cortex®-M4F always gets the top-of stack value and reset vector from addresses  $0x0000\_0000$  and  $0x0000\_0004$ , so boot is only suitable for booting from the CODE area, and address remapping is designed for boot space. There are three boot modes to choose from:

#### • Boot from Main Flash:

- Main flash memory is mapped to the boot space (0x0000 0000);
- Main flash memory is accessible in two address areas, 0x0000\_0000 or 0x0800\_0000
   (ICode/DCode/DMA);

### • Boot from System Memory:

- System memory is mapped to boot space (0x0000 0000);
- System memory can be accessed in two address areas, 0x0000\_0000 or 0x1FFF\_0000 (ICode/DCode/DMA);

#### • Boot from the embedded SRAM:

- The built-in SRAM is mapped to boot space (0x0000 0000);
- The built-in SRAM is accessible in two address areas, 0x0000\_0000 or 0x2000\_0000 (ICode/DCode/SBus/DMA);

### 2.1.3.2 Boot configuration

In addition, SRAM can also be accessed through virtual address segment  $0x1000\_0000$ , which makes the CPU jump to SRAM to execute programs through ICode/DCode after booting from Main Flash or System Memory (note that this is not booting from SRAM and it is not part of the boot mode). In addition to configuring boot program with the BOOT pin, there are two ways to run the program in SRAM:

- Jump directly to the physical address segment 0x2000\_0000 of SRAM to run the program. At this time, the program will be run through SBus.
- Jump to the virtual address segment 0x1000\_0000 of SRAM, and internally remap to the physical address segment 0x2000\_0000 to run the program. At this time, the program will run efficiently through ICode/DCode.

Specifies the start address for accessing Boot mode select pin memory space in boot mode Boot mode System nBOOT1 nBOOT0 BOOT0 pin nSWBOOT0 Main Flash **SRAM** Memory X X 0 1 0x0000 0000 0x2000 0000 Main Flash 0x1FFF 0000 X 1 X 0 0x0800 0000 0x1000 0000 1 X 1 1 0x2000 0000 System Memory 0x0000 00000x08000000 1 0 X 0 0x1000 0000 0x1FFF 0000 0 X 1 1 0x0000 0000 **SRAM** 0x08000000 0x1FFF 0000

**Table 2-2 List Of Boot Mode** 



Boot mode select pin		Poot mode	Specifies the start address for accessing memory space in boot mode		o		
nBOOT1	nBOOT0	BOOT0 pin	nSWBOOT0	Boot mode	Main Flash	System Memory	SRAM
0	0	X	0				0x2000 0000 0x1000 0000

#### 2.1.3.3 Embedded boot loader

The embedded boot-loader is stored in the System Memory and is used to reprogram the flash memory via the USART1 or USB-FS interface (Full-Speed USB device, DFU protocol). The USB-FS interface can only be run when the external clock (HSE) of 4MHz, 6MHz, 8MHz, 12MHz, 16MHz, 24MHz and 32MHz is used. In addition to the above-mentioned 7 external clock (HSE), the USART1 interface can also operate using the internal 16MHz oscillator (HSI).

### 2.2 Memory System

The program memory, data memory, registers and I/O ports are organized in the same 4GB linear address space. Data bytes are stored in the memory in little endian format. The lowest numbered byte in a word is regarded as the least significant byte of the word, while the highest numberedbyte is the most significant byte. The specifications of program memory and data memory are as follows.

### 2.2.1 FLASH Specification

The flash consists of a main flash memory block and an information block, which are described below: (The capacity values in the following description do not include ECC)

- The maximum main memory block is 128KB, also known as main flash memory, which contains 64 pages for storing and running user programs and storing data.
- The information block is 20KB, including 10 Page, and consists of system storage area (16KB), system configuration area (2KB) and option byte area (2KB).
  - The System Memory area is 16KB, which contains 8 pages, also known as System Memory, and is used for storing and running the bootloader(BOOT).
  - The system configuration block is 2KB, including 1 page.
  - The Option Byte block is 2KB, containing 1 page, also known as Option Byte, with an effective space of 20B. Both the BOOT program and user programs can read, write and erase this area.

### 2.2.1.1 Flash memory organization

Both the main memory area and the information area are allocated to bus address space.

Table 2-3 Flash Bus Address List

Memory Area	Page Name	Address Range	Size
Main memory block	Page 0	0x0800_0000 - 0x0800_07FF	2KB
	Page 1	$0 x 0 8 0 0 \_0 8 0 0 - 0 x 0 8 0 0 \_0 FFF$	2KB



Memory Area	Page Name	Address Range	Size
	Page 2	0x0800_1000 - 0x0800_17FF	2KB
	÷	÷	
	Page 63	0x0801_F800 - 0x0801_FFFF	2KB
	System memory area	0x1FFF_0000 - 0x1FFF_3FFF	16KB
Information block	System configuration area	0x1FFF_F000 - 0x1FFF_F7FF	2KB
	Option byte area	0x1FFF_F800 - 0x1FFF_F813	20B
	FLASH_AC	0x4002_2000 - 0x4002_2003	4B
	FLASH_KEY	0x4002_2004 - 0x4002_2007	4B
	FLASH_OPTKEY	0x4002_2008 - 0x4002_200B	4B
	FLASH_STS	0x4002_200C - 0x4002_200F	4B
	FLASH_CTRL	0x4002_2010 - 0x4002_2013	4B
Flash memory interface	FLASH_ADD	0x4002_2014 - 0x4002_2017	4B
	FLASH_OB2	0x4002_2018 - 0x4002_201B	4B
registers	FLASH_OB	0x4002_201C - 0x4002_201F	4B
	FLASH_WRP	0x4002_2020 - 0x4002_2023	4B
	FLASH_ECC	0x4002_2024 - 0x4002_2027	4B
	Reserved	0x4002_2028 - 0x4002_202F	8B
	FLASH_CAHR	0x4002_2030 - 0x4002_2033	4B

The flash memory is organized into 32-bit wide memory units, which can store codes and data constants.

Information is divided into three parts:

- The system memory area is used to store the bootloader in the system memory. The bootloader uses USART1 and USB (DFU) serial interface to program the flash memory.
- System configuration area, contains basic information about the chip.
- The option byte area, writing to main memory block and information block is managed by embedded flash programming/erasing controller.

There are two ways to protect flash memory from illegal access (read, write and erase):

- Page write protection (WRP)
- Read protection (RDP)

When the flash memory write operation is executed, any read operation to the flash memory will stall the bus, and the read operation can only be performed correctly after the write operation is completed. That is, when writing or erasing, cannot have any read access to the code or data.

When performing flash programming operations(write or erase), the internal RC oscillator (HSI) must be turned on .

Note: In the low power consumption mode, all flash memory operations are suspended.

### 2.2.1.2 Read and write operation

The Flash operation only supports 32-bit operation, and the Flash should be erased before the write operation, and

**N**SING

the minimum block size for erasing is one page, which is 2KB. Write operation is divided into programming and erasing phases.

When reading Flash, the number of waiting cycles for reading can be configured by the register. When using, it needs to be calculated in combination with the clock frequency of AHB interface. For example, when HCLK<=32MHz, the minimum number of waiting periods is 0; When 32MHz<HCLK<=64MHz, the minimum number of waiting periods is 1.

Note: Whether number of wait periods is not zero, enable prefetch buffer can improve overall efficiency.

The flash has two low-power operating modes:

- Low Voltage Mode, configure the FLASH\_CTRL.LVMEN bit to enable this mode. Before enabling the low voltage operation mode, it must be ensured that FLASH\_CTRL.LATENCY is greater than 2 (at least 3 wait periods).
- Sleep Mode, configure the FLASH\_CTRL.SLMEN bit to enable this mode. In sleep mode, code cannot be run in Flash, only in SRAM.

### 2.2.1.3 Unlock Flash

After reset, the Flash module is protected and cannot be written into the FLASH\_CTRL register to prevent accidental operation of Flash due to electrical interference and other reasons. By writing a specific sequence of key values into the FLASH\_KEY register, you can unlock the FLASH\_CTRL register. The specific sequence is: first, writing KEY1 = 0x45670123 to the FLASH\_KEY register, and then writing the key value KEY2 = 0xCDEF89AB to the FLASH\_KEY register.

If there is an error in sequence or key value, a bus error will be returned and the FLASH\_CTRL register will be locked until the next reset.

Software can check the FLASH\_CTRL.LOCK bit to confirm whether the Flash is unlocked. If normal locking is required, software can set the FLASH\_CTRL.LOCK bit to 1. After that, the Flash can be unlocked by writing the correct key sequence to the FLASH\_KEY register.

### 2.2.1.4 Erase and program

### 2.2.1.4.1 Erase of main memory area

The main memory area can be erased page by page or whole.

### Page Erase

Page Erase process:

- Check the FLASH STS.BUSY bit to confirm that there are no other flash operations in progress;
- Set the FLASH CTRL.PER bit to' 1';
- Select the page to be erased with the FLASH\_ADD register;
- Set the FLASH CTRL.START bit to' 1';
- Wait for the FLASH STS.BUSY bit to change to' 0';
- Read out the content of the erased page and verify it.



### Mass Erase

Mass Erase process:

- Check the FLASH\_STS.BUSY bit to confirm that there are no other flash operations in progress;
- Set the FLASH CTRL.MER bit to' 1';
- Set the FLASH CTRL.START bit to' 1';
- Wait for the FLASH STS.BUSY bit to change to' 0';
- Read out all pages and verify.

### 2.2.1.4.2 Main memory area programming

The main memory area can be programmed 32 bits at a time. When the FLASH\_CTRL.PG bit is' 1', writing a word in a flash address will start programming once; Writing any half word of data will result in a bus error. During the programming process (the FLASH\_STS.BUSY bit is' 1'), any operation of reading or writing the flash memory will cause the CPU to pause until the end of the flash programming.

Main memory programming process:

- Check the FLASH STS.BUSY bit to confirm that there are no other flash operations in progress;
- Set the FLASH CTRL.PG bit to '1';
- Write the word to be programmed at the specified address;
- Wait for the FLASH STS.BUSY bit to change to '0';
- Read the written address and verify the data.

Note: When the FLASH STS.BUSY bit is '1', you cannot write to any register.

### 2.2.1.4.3 Option byte erase and programming

The option byte area is programmed differently from the main memory block. The number of option bytes is limited to 10 bytes (4 bytes for write protection, 2 bytes for read protection, 2 byte for configuration and 2 bytes for storing user data). After unlocking the Flash, you must write KEY1 and KEY2 respectively (refer to 2.2.1.3) to the FLASH\_OPTKEY register, and then set the FLASH\_CTRL.OPTWE bit to' 1'. At this time, the option byte area can be programmed: set the FLASH\_CTRL.OPTPG bit to' 1' and then write a word to the specified address.

When programming the word in the option byte area, use the low byte in the half-word and automatically calculate the high byte (the high byte is the complement of the low byte), before starting the programming operation. This ensures that the option byte and its complement are always correct.

Option byte erase process:

- Check the FLASH\_STS.BUSY bit to confirm that there are no other flash operations in progress;
- Set the FLASH CTRL.OPTWE bit to '1';
- Set the FLASH CTRL.OPTER bit to '1';
- Set the FLASH CTRL.START bit to '1';
- Wait for the FLASH STS.BUSY bit to change to '0';



• Read the erased option byte and verify it.

Option byte area programming process:

- Check the FLASH STS.BUSY bit to confirm that there are no other flash operations in progress;
- Set the FLASH CTRL.OPTWE bit to '1';
- Set the FLASH CTRL.OPTPG bit to '1';
- Writing the word to be programmed to the specified address;
- Wait for the FLASH STS.BUSY bit to change to '0';
- Read the written address and verify the data.

#### 2.2.1.5 ECC function

The Flash module supports the ECC functionality, enabling 1-bit error detection and 1-bit error correction. ECC encoding and decoding (error correction, error detection) are automatically performed by hardware. If an error is detected, the error bit is set and an interrupt is generated.

#### 2.2.1.6 Instruction prefetching

The instruction prefetch function of Flash module supports the prefetch Buffer of 16B. Through instruction prefetching, the instruction execution efficiency of CPU can be improved. The instruction prefetch function can be configured to be enabled or disabled through the register, and it is enabled by default.

### **2.2.1.7 Option byte**

Option byte block is mainly used to configure read-write protection, software/hardware watchdog configuration, boot management, BOR threshold levels selection and reset options when the system is in standby/stop2 mode. They consist of 10 options bytes: 4 byte for write protection, 2 bytes for read protection, 2 byte for configuration option, 2 bytes defined by user. The option byte block also contains the complement codes corresponding to these 10 option bytes. These complement codes need to be automatically calculated by hardware when the option bytes are written in the bus, and written into Flash together, and used for verification when the option bytes are read.

By default, the option byte block is always readable and write-protected. To write (program/erase) the option byte block, first unlock the Flash, then unlock the option byte: write the correct key-value sequence (KEY1 = 0x45670123, KEY2 = 0xCDEF89AB) in the FLASH\_OPTKEY, and then write the option byte block will be allowed. If the sequence is wrong or the key value is wrong, a bus error will be returned and the option byte will be locked until the next reset. To lock the option byte, write '0' to the FLASH\_CTRL.OPTWE bit by software. The option byte can be unlocked by writing the correct key-value series in the FLASH\_OPTKEY.

After each system reset, the option byte data is read out from the option byte block of Flash and stored in the option byte register (FLASH\_OB/FLASH\_WRP) with read-only property. At the same time, the option byte complement data read out together will be used to verify whether the option byte data is correct. If it does not match, an option byte error flag (FLASH\_OB.OBERR) will be generated. When an option byte error occurs, the corresponding option byte is forced to 0xFF. When the option byte and its complement are both 0xFF (the state after erasing), the above verification steps are skipped and verification is not required.



#### **Table 2-4 Option Byte List**

Address	[31:24] Corresponding complement code	[23:16] Option byte	[15:8] Corresponding complement code	[7:0] Option byte
0x1FFF_F800	nUSER	USER	nRDP1	RDP1
0x1FFF_F804	nData1	Data1	nData0	Data0
0x1FFF_F808	nWRP1	WRP1	nWRP0	WRP0
0x1FFF_F80C	nWRP3	WRP3	nWRP2	WRP2
0x1FFF_F810	nUSER2	USER2	nRDP2	RDP2

- Read protection L1 level option byte: RDP1
  - Protect the code stored in the flash memory;
  - When the correct value is written, it is not allowed to read the flash memory;
  - The result of whether RDP1 is turned on or not can be inquired through FLASH OB[1];
- User configuration options: USER
  - USER[7:3]: Reserved
  - USER[2]: nRST STDBY configuration options, read through FLASH OB [4]
    - 0: Reset when entering standby mode
    - 1: No reset occurs when entering standby mode
  - USER[1]: nRST\_STOP2, read through FLASH OB[3]
    - 0: Reset occurs when entering stop2 mode
    - 1: No reset occurs when entering stop2 mode
  - USER[0]: WDG SW configuration options, read through FLASH OB [2]
    - 0: Hardware watchdog
    - 1: Software watchdog
- 2 bytes of user data: Datax
  - Data1 (stored in FLASH\_OB[25:18]);
  - Data0 (stored in FLASH OB [17:10]);
- Write protection option byte: WRP0 ~ 3, which can be inquired through the register FLASH WRP [31:0]
  - WRP0: write protection of pages 0-15, bit [0] corresponds to Page0 / 1,., bit [7] corresponds to page14 / 15;
  - WRP1: write protection of pages 16-31, bit [0] corresponds to Page16 / 17,., bit [7] corresponds to Page30 / 31;
  - WRP2: write protection of pages 32-47 bit [0] corresponds to Page32 / 33,., bit [7] corresponds to Page46 / 47;



- WRP3: write protection of pages 48-63, bit [0] corresponds to Page48 /49., bit [7] corresponds to Page62 / 63;
- Read protection L2 level option byte: RDP2
  - Add protection function on the basis of L1, refer to the detailed description of read protection in setion 2.2.1.9;
  - The result of whether RDP2 is turned on or not can be inquired through FLASH\_OB [31];
- User Configuration 2: USER2
  - USER2 [7]: Reserved
  - USER2[6:4]: BOR\_LEV[2:0], , read out through FLASH\_OB2[10:8], default is 0
  - USER2 [3]: Reserved
  - USER2[2]: nSWBOOT0, read out through FLASH OB2[26], default is 1
  - USER2[1]: nBOOT1, read out through FLASH OB2[23], default is 1
  - USER2[0]: nBOOT0, read out through FLASH OB2[27], default is 1

#### 2.2.1.8 Write protect

Write protection can be configured for all pages in the flash main storage area (maximum 128KB) to prevent accidental write operations caused by program crashes or electrical disturbances. The basic unit of write protection is as follows: for Page0 to 63, every 2 pages is a basic protection unit. Write protection can be configured by setting WRP0 to WRP3 in the option byte block; After each configuration, A system reset is required for the configured value to be reloaded to take effect. If an attempt is made to program or erase a protected page, a protection error flag will be returned in the FLASH STS.

The system information area contains he following blocks:

- The system memory block (16KB) in the system information area stores the boot program and cannot be changed.
- The system configuration block (2KB) in the system information area stores the basic information of the chip and cannot be changed.
- The option byte block (2KB) in the system information area stores the user-configurable option byte information. The write protection of the option byte block is achieved by writing 0 to the FLASH\_CTRL.OPTWE bit by software, and after that, you can write the correct key value sequence to FLASH\_OPTKEY to release the write protection of the option byte.

#### 2.2.1.9 Read protection

The user code in flash can be protected against unauthorized reading by setting read protection. Read protection is mainly targets access operations of main memory area and option byte block after chip sealing operation is completed. Read protection is set by configuring RDP bytes in the option byte block. Three different read protection levels can be configured, as shown in the following Table



Table 2-5 Read Protection	on Configuration	ı List
---------------------------	------------------	--------

Read Protection Status	RDP1	nRDP1	nRDP2	RDP2					
L1 level	0xFF	0xFF	$RDP2! = 0xCC \parallel nRDP2! = 0x33$						
Unprotected	0xA5	0x5A	$RDP2! = 0xCC \mid$	nRDP2! = 0x33					
L2 level	0xXX	0xXX	0x33 0xCC						
L1 level		Not the above three of	configurations						

#### L0 level:

- In unprotected state, (RDP1 == 0xA5 & nRDP1 == 0x5A) && (RDP2!=  $0xCC \mid nRDP2!= 0x33$ );
- The main memory area and option byte can be read arbitrarily;
- The main memory area and options bytes can be programmed and erase, with configurable read/write protection.

#### L1 level:

- The corresponding  $\sim$  (((RDP1 == 0xA5 & nRDP1 == 0x5A) && (RDP2!= 0xCC | nRDP2!= 0x33)) | (RDP2 == 0xCC & nRDP2 == 0x33));
- Only the read operation of the main storage area from the user code is allowed, that is, the read operation
  of the main storage area is permitted only when the program is started from the main flash memory in non
  debugging mode;
- Pages 0~1 are automatically write-protected;
- Other pages can be programmed by the code executed in the main flash memory (using IAP or data storage and other functions);
- All pages are not allowed to write or erase in debug mode or after booting from internal SRAM (except for mass erase);
- All functions of loading code into the built-in SRAM through JTAG/SWD remain effective, and they can
  be started from the built-in SRAM through JTAG/SWD, which can be used to remove read protection;
- When the read-protected option byte is rewritten to the unprotected L0 level, all the main storage areas will be automatically erased, and the process is as follows: (Erasing the option byte block will not result in automatic whole erasing operation, because the result of erasing is 0xFF, which is equivalent toremaining in the protection state of L1 level)
  - Write the correct key value sequence into FLASH OPTKEY to unlock the option byte block;
  - The bus initiates a command to erase the entire option byte area (Page erase);
  - Bus write 0xA5 to read protection option byte;
  - Internally, automatically erase all main storage areas;
  - Internally, automatically write 0xA5 to read protection option byte;
  - When the system is reset (such as software reset, etc.), the option byte block (including the new RDP value 0xA5) will be reloaded into the system, and the read protection will be released;



- The following access operations to the flash memory will be prohibited:
  - Access main flash memory from built-in SRAM start execution code (including using DMA);
  - Access the main flash memory by JTAG, SWV (serial line observer), SWD (serial line debugging) and boundary scanning;
- L2 level: Except that SRAM boot disabled, debug mode disabled, option byte write/page erase disabled and the protection level cannot be modified (irreversible), other features are the same as L1 level. The L2 level is realized by configuring another option byte, RDP2. No matter what the value of RDP1 is, as long as it satisfies (RDP2==0xCC & nRDP2==0x33), it is L2 level.

Table 2-6 Flash Read-Write-Erase<sup>(1)</sup> Permission Control Table

	Boot Mode		Ma	ain Flash		
Protect Level	Perform user Access area	JTAG/ SWD	SRAM	Changing a Protection Level		
	First 4KB of flash main memory area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
	Last 4KB of flash main memory area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
L0	Flash main memory area mass erase	Allow	Allow	Allow	Allow	Change to L1 or L2 is
level	Flash option byte area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	allowed
	Flash system memory area	prohibit	prohibit	Read-Write-Erase	prohibit	
	SRAM (All)	Read and write	Read and write	Read and write	Read and write	
	First 4KB of flash main memory area	Prohibit	Read-only	Read-only	Read-only	L0 or L2 is allowed.
L1 level	Last 4KB of flash main memory area	Prohibit	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	When changed to L0, the main memory area
	Flash main memory area mass erase	Allow	Allow	Allow	Allow	is automatically erased.



	Flash option byte area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
	Flash system memory area	Prohibit	Prohibit	Read-write-erase	Prohibit	
	SRAM (All)	Read and write	Read and write	Read and write	Read and write	
	First 4KB of flash main memory area		Read-only	Read-only	Read-only	
	Last 4KB of flash main memory area		Read-write- erase	Read-write-erase	Read-write- erase	
L2	Flash main memory area mass erase	JTAG/SWD interface is	Allow	Allow	Allow	No modification is
level	Flash option byte area	disabled.	Read-only	Read-only	Read-only	allowed.
	Flash system memory area		Prohibit	Read-write-erase	Prohibit	
	SRAM (All)		Read and write	Read and write	Read and write	
	Boot mode			SRAM		
protect level	Perform user Access to areas	JTAG/SWD	Main Flash	System Memory	SRAM	Changing a Protection  Level
	First 4KB of flash main memory area	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	
L0	Last 4KB of flash main memory area	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	Change to L1 or L2 is
level	Flash main memory area mass erase	Allow	Allow	Allow	Allow	allowed
	Flash option byte area	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	



	Flash system memory					
	area	Prohibit	Prohibit	Read-write-erase	Prohibit	
	SRAM (All)	Read and write	Read and write	Read and write	Read and write	
	First 4KB of flash main memory area	Prohibit	Read-only	Read-only	Prohibit	
	Last 4KB of flash main memory area	Prohibit	Read-write- erase	Read-write-erase	Prohibit	
L1	Flash main memory area mass erase	Allow	Allow	Allow	Allow	L0 or L2 is allowed.  When changed to L0,
level	Flash option byte area	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	the main memory area is automatically erased.
	Flash system memory area	Prohibit	Prohibit	Prohibit	Prohibit	
	SRAM (All)	Read and write	Read and write	Read and write	Read and write	
	First 4KB of flash main memory area					
	Last 4KB of flash main memory area					
L2	Flash main memory area mass erase	1.2	protection level	, cannot boot from SRA	ΔM	No modification is allowed.
level	Flash option byte area	£2	protection rever,	, culliot ooot from Sta	1141	JTAG/SWD is banned.
	Flash system memory area					
	SRAM (All)			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
protect	Boot mode		Syste	em Memory		Changing a Protection



level	Perform user Access to areas	JTAG/SWD	Main Flash	System Memory	SRAM	Level
	First 4KB of flash main memory area	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	
	Last 4KB of flash main memory area	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	
L0	Flash main memory area mass erase	Allow	Allow	Allow	Allow	Change to L1 or L2 is
level	Flash option byte area	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	allowed
	Flash system memory area	Prohibit	Prohibit	Read-write-erase	Prohibit	
	SRAM (All)	Read and write	Read and write	Read and write	Read and write	
	First 4KB of flash main memory area	Prohibit	Read-only	Read-only	Read-only	
	Last 4KB of flash main memory area	Prohibit	Read-write- erase	Read-write-erase	Read-write- erase	
L1	Flash main memory area mass erase	Allow	Allow	Allow	Allow	L0 or L2 is allowed.  When changed to L0,
level	Flash option byte area	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	the main memory area is automatically erased.
	Flash system memory area	Prohibit	Prohibit	Read-write-erase	Prohibit	
	SRAM (All)	Read and write	Read and write	Read and write	Read and write	
L2	First 4KB of flash main memory area	JTAG/SWD	Read-only	Read-only	Read-only	No modification
level	Last 4KB of flash main memory area	interface is disabled.	Read-write- erase	Read-write-erase	Read-write- erase	allowed



Flash main memory area mass erase	Allow	Allow	Allow	
Flash option byte area	Read-only	Read-only	Read-only	
Flash system memory area	Prohibit	Read-write-erase	Prohibit	
SRAM (All)	Read and write	Read and write	Read and write	

Note: (1). Erase here refers to flash page erase;

### 2.2.2 iCache

To achieve higher system performance, an instruction cache needs to be added between the high-speed CPU and the low-speed Flash to improve the instruction execution efficiency. Because of the existence of the instruction cache, the CPU will be able to work at a higher frequency. When the instruction requested by the CPU is in the instruction cache, the CPU can obtain the instruction without delay and enabling zero waiting for execution. When the current instruction sequence, instruction prefetch sequence and instruction cache all miss, Flash will be re-read and the Cache will be updated accordingly, Consequently, the cache mainly stores the program's entry points.

The main features of the instruction cache are as follows:

- 2KB iCache.
- The degree of cache associativity: 4 Way.

#### 2.2.2.1 Software interface

- Enable
  - Provide software configuration to enable/disable iCache. The switch can be toggle without any restrictions(see the FLASH AC.ICAHEN bit).
- Reset
  - Provide software interface to clear the iCache, it must be initiated when iCache is disabled. Reset and switching cannot be switched at the same time. First, turn off FLASH\_AC.ICAHEN, then write 1 to FLASH\_AC.ICAHRST, and then turn on FLASH\_AC.ICAHEN.
- Lock
  - Cache locking mechanism is supported, and the software configuration puts the program into its designated way. When all the ways are locked, the new data will not be written into the cache. After the software resets the cache, the lock state is automatically cleared.
- Additional remarks
  - Selection of Cache replacement algorithm is not supported.

nsing.com.sg

**NSING** 

When using icache, there is no Write-Back(WB) or Write-Through(WT) selection when the CPU writes operation.

2.2.2.2 Register description

FLASH\_AC.ICAHEN and FLASH\_AC.ICAHRST are the iCache enable switch and iCache data clear switch respectively.

FLASH\_CAHR.LOCKSTRT and FLASH\_CAHR.LOCKSTOP respectively control the enabling and data clearing of iCache. After iCache is reset, the FLASH\_CAHR register automatically returns to the reset value. See for detailed usage method of 2.2.2.3.3 ICache locking.

2.2.2.3 Operating process

2.2.2.3.1 iCache enable and disable

Users can turn on and switch off iCache at any time. If the user program needs to jump between the main memory area and other memory areas, the iCache must be closed and the data of the iCache must be cleared, otherwise, the instruction acquisition error will occur.

2.2.2.3.2 iCache data refresh

The iCache is designed as instruction cache. When the instruction is updated by application software or the instruction jumps between the main memory area and other memory areas, the software must set the FLASH\_AC.ICAHRST bit to 1 to clear the data in the instruction cache.

Note: FLASH AC.ICAHRST bit is a write-only bit, and it returns to 0 when read.

2.2.2.3.3 iCache locking

The software controls the FLASH\_CAHR register to lock some frequently used codes in iCache to improve the efficiency of code execution. iCache module has four latch channels, and the size of each channel is 1/4 of the whole cache. When using a single channel, you must ensure that the amount of code to latch is less than the size of each channel. Otherwise need to use more channels to latch the code. The latch function can be used according to the following control flow:

1. Set FLASH CAHR.LOCKSTRT[0] to 1;

2. Execute function 1 that needs to be locked in channel 0 (the code amount of function 1 should be less than the size of a single channel);

3. Set FLASH CAHR.LOCKSTOP[0] to 1 after the function 1 is executed;

4. Then set FLASH CAHR.LOCKSTRT[1] to 1;

5. Execute function 2 that needs to be locked in channel 1 (the code amount of function 2 should be less than the size of a single channel);

6. After the function 2 is executed, set FLASH CAHR.LOCKSTOP[1] to 1;

Attention: 1. when the channel is latched, the register operation must follow a fixed process -First set FLASH CAHR.LOCKSTRT then set FLASH CAHR.LOCKSTOP;

2. The order of channel latch must be  $0\sim3$ , otherwise it will reduce the execution efficiency.



#### **2.2.3 SRAM**

SRAM is mainly used for code operation to store variables and data or stacks during program execution. The maximum capacity is 24KB, it is divided into SRAM1 and SRAM2, of which SRAM1 is up to 16K bytes and SRAM2 is 8K bytes(SRAM2 supports parity check and needs to be initialized before use).

SRAM supports read-write access of byte, half-word and word.

SRAM supports code execution (supports access of SBus, ICode and DCode), and can run programs at full speed in SRAM. The maximum address range of SRAM is from 0x2000 0000 to 0x2000 7FFF.

In Stop2 mode, both SRAM1 and SRAM2 data can optionally retain data; in STANDBY mode, only SRAM2 has the option to retain data.

The main features are as follows:

- The maximum capacity is 24KB in total.
- Support byte/half-word/word reading and writing
- I/D/S/DMA can allbe access SRAM.
- The I/D bus can be remapped to access the SRAM, allowing programs to execute directly from the SRAM at the full speed of the CPU.

### 2.2.4 FLASH Register

All register operations must be performed in words (32 bits).

#### 2.2.4.1 FLASH register overview

**Table 2-7 FLASH Register Overview** 

Offset	Register	31	30	59	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	=	10	6	∞	7	9	5	4	3	2	-	0
000h	FLASH_AC										Rese	erved										SLMEN	SLMF	LVMEN	LVMF	ICAHEN	ICAHRST	PRFTBFS	PRFTBFE	Reserved	LA	TENO	CY
	Reset Value																					0	0	0	0	0	0	1	1		0	0	0
004h	FLASH_KEY																FK	EY															
004n	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	FLASH_OPTKEY																OPT	KEY															
008h	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00Ch	FLASH_STS												Res	erved												ECCERR	EVERR	EOP	WRPERR	PVERR	PGERR	Reserved	BUSY
	Reset Value																									0	0	0	0	0	0	Res	0
010h	FLASH_CTRL									Rese	erved									ECERRITE	EOPITE	FERRITE	ERRITE	OPTWE	SMPSEL	LOCK	START	OPTER	OPTPG	Reserved	MER	PER	PG
	Reset Value																			0	0	0	0	0	0	1	0	0	0		0	0	0
014h	FLASH_ADD																FA	.DD															
014h	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	61	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	1	0
018h	FLASH_OB2		Rese	rved		nBOOT0	nSWBOOT0	Pecerved	Keserved	nBOOT1						Res	served						ВС	OR_LI	EV				Rese	rved			
	Reset Value					1	1			1													0	0	0								
01Ch	FLASH_OB	RDPRT2		Re	eserv	ed					Da	ta1							Da	nta0					N	ot Us	ed		nRST_STDBY	nRST_STOP2	${ m WDG\_SW}$	RDPRT1	OBERR
	Reset Value	0						1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0
020h	FLASH_WRP																W	RPT															
020n	Reset Value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
024h	FLASH_ECC									Rese	rved											ECCUM	ЕССПИ				Keserved			W 1000	ECCEW		
	Reset Value																			0	0	0	0	0	0	ŕ	Ke	0	0	0	0	0	0
028h ~ 02Ch															Re	serve	ed																
030h	FLASH_CAHR  Reset Value												Rese	erved												0	0	o LOCKSTOP	0	0	0 I OCTOTAL	0	0


### 2.2.4.2 FLASH control and status register

For abbreviations related to register descriptions, please refer to section 1.1.

## 2.2.4.2.1 The FLASH access control register (FLASH\_AC)

Address offset: 0x00

Reset value: 0x0000 0030



Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained.
11	SLMEN	FLASH Sleep Mode Enable
		0: Turn off FLASH sleep mode;
		1: Enable FLASH sleep mode.
10	SLMF	FLASH sleep mode flag
		0: FLASH not working in sleep mode;
		1: FLASH working in sleep mode.
9	LVMEN	FLASH low-voltage working mode enable
		0: Turn off FLASH low-voltage working mode;




Bit Field	Name	Description
		1: Enable FLASH low-voltage working mode.
		Note: FLASH_AC.LATENCY must be greater than 0x02 to enable FLASH low
		voltage operation mode.
8	LVMF	FLASH low voltage working mode flag
		0: FLASH is not working in low voltage working mode;
		1: FLASH works in low voltage working mode.
7	ICAHEN	iCache enable
		0: turn off iCache;
		1: enable iCache.
6	ICAHRST	iCache reset
		0: writing '0' is invalid;
		1: write '1' to reset.
5	PRFTBFS	Prefetch buffer status
		This bit indicates the status of the prefetch buffer
		0: The prefetch buffer is closed;
		1: The prefetch buffer is open.
4	PRFTBFE	Prefetch buffer enable
		0: Close the prefetch buffer;
		1: Enable prefetch buffer.
3	Reserved	Reserved, the reset value must be maintained.
2:0	LATENCY	time delay
		These bits represent the ratio of SYSCLK (system clock) period to flash memory
		access time.
		000: zero period delay, when 0 < SYSCLK <=32MHz
		001: one cycle delay, when 32MHz < SYSCLK <=64MHz
		Other values: reserved

## 2.2.4.2.2 The FLASH key register (FLASH\_KEY)

Address offset: 0x04

Reset value: 0xXXXX XXXX




Bit Field	Name	Description
31:0	FKEY	Used to unlock the FLASH_CTRL.LOCK bit.



## 2.2.4.2.3 The FLASH OPTKEY register (FLASH\_OPTKEY)

Address offset: 0x08

Reset value: 0xXXXX XXXX




Bit Field	Name	Description
31:0	OPTKEY	Used to unlock the FLASH_CTRL.OPTWE bit.

### 2.2.4.2.4 The FLASH status register (FLASH\_STS)

Address offset: 0x0C

Reset value: 0x0000 0000



Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7	ECCERR	ECC error
		Read FLASH error, hardware set this bit to '1', write '1' to clear this state.
6	EVERR	Erase check error
		When the page is erased and the check reports an error, the hardware sets this bit
		to '1', and writing '1' can clear this state.
5	EOP	End of operation
		When the flash operation (programming/erasing) is completed, the hardware sets
		this bit to '1', and writing '1' can clear this bit status.
		Note: Every successful programming or erasing will set the EOP state.
4	WRPERR	Write protection error
		When trying to program a write-protected flash address, the hardware sets this bit
		to '1', and writing '1' can clear this bit.
3	PVERR	programming verification error
		When an error is reported during verification after programming, the hardware
		sets this bit to '1', and writing '1' can clear this state.
2	PGERR	Programming error
		When trying to program an address whose content is not '0xFFFF_FFFF', the



Bit Field	Name	Description
		hardware sets this bit to '1', and writing '1' can clear this state.
		Note: Before programming, the FLASH_CTRL.START bit must be cleared.
1	Reserved	Reserved, the reset value must be maintained.
0	BUSY	Busy
		This bit indicates that a flash operation is in progress. At the beginning of flash
		operation, this bit is set to '1'; This bit is cleared to '0' when the operation ends or
		an error occurs.

## 2.2.4.2.5 The FLASH control register (FLASH\_CTRL)

Address offset: 0x10

Reset value: 0x0000 0080

31															16
	•		'	1	•	•	Rese	rved	•	'	•	'	•		
	-			1											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	erved	ECERRITE	EOPITE	FERRITE	ERRITE	OPTWE	SMPSEL	LOCK	START	OPTER	OPTPG	Reserved	MER	PER	PG
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw

Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained.
13	ECERRITE	ECC error interrupt
		This bit allows an interrupt to be generated when the FLASH_STS.ECCERR bit
		goes to '1'.
		0: Interrupt generation is prohibited;
		1: Enable interrupt generation.
12	EOPITE	Allow operation completion interrupt.
		This bit allows an interrupt to be generated when the FLASH_STS.EOP bit
		becomes '1'.
		0: interrupt generation is prohibited;
		1: interrupt generation is allowed.
11	FERRITE	Erase/Program Verify Error Interrupt
		This bit allows an interrupt to be generated when the
		FLASH_STS.EVERR/PVERR bit goes to '1'.
		0: Interrupt generation is prohibited;
		1: Enable interrupt generation.
10	ERRITE	Error status interrupt allowed
		This bit allows an interrupt to be generated when a Flash error occurs (when
		FLASH_STS.PGERR/FLASH_STS.WRPERR is set to '1').
		0: interrupt generation is prohibited;
		1: interrupt generation is allowed.
9	OPTWE	Allow write option byte
		When this bit is '1', the option byte is allowed to be programmed. When the



Bit Field	Name	Description
		correct key sequence is written in the FLASH_OPTKEY register, this bit is set to
		'1'.
		Software can clear this bit.
8	SMPSEL	Flash programming mode options
		0: SMP1 mode. Before programming, you need to read the content of the address
		where the programming is located, and check whether it has been erased. If it has
		not been erased, the programming operation will not be performed, and the
		FLASH_STS.PGERR warning bit will be set;
		1: SMP2 mode. Before programming, it will not judge whether the content of the
		address where the programming is located has been erased, and the Flash will
		directly start programming. If the programming address has been written with
		data before, only the same data can be written when programming the address in
		SMP2 mode, otherwise the data cannot be guaranteed to be written correctly.
7	LOCK	Lock
		You can only write '1'. When this bit is '1', Flash and FLASH_CTRL are locked.
		After detecting the correct unlocking sequence, hardware clears this bit to '0'.
		After an unsuccessful unlocking operation, this bit cannot be changed until the
		next system reset.
6	START	Start
		When this bit is '1', an erase operation will be triggered. This bit can only be set to
		'1' by software and cleared to '0' when FLASH_STS.BUSY becomes '1'.
5	OPTER	Erase option bytes.
		0: Disable option bytes erase mode;
		1: Enable option bytes erase mode.
4	OPTPG	Program option bytes.
		0: Disable option bytes program mode;
		1: Enable option bytes program mode.
3	Reserved	Reserved, the reset value must be maintained.
2	MER	Mass erase.
		0: disable mass erase mode;
		1: enable mass erase mode.
1	PER	Page erase.
		0: disable page erase mode;
		1: enable page erase mode
0	PG	Program.
		0: disable program mode;
		1: enable program mode.


Note: Please refer to section 2.2.1.4 for programming and erasing.

## 2.2.4.2.6 The FLASH address register (FLASH\_ADD)

Address offset: 0x14



Reset value: 0x0000 0000



Bit Field	Name	Description
31:0	FADD	Flash address
		Select the address to be programmed when programming, and select the page to be
		erased when page erasing.
		Note: When the FLASH_STS.BUSY bit is '1', this register cannot be written.

### 2.2.4.2.7 The FLASH Option byte register 2 (FLASH\_OB2)

Address offset: 0x18

Reset value: 0x0c800000

31		28	27	26	25	24	23	22						16
	Reserved		nBOOT0	nSW BOOT0	Rese	rved	nBOOT1		1		Reserved	1	1	
			r	r			r		•		•	•		
15			11	10		8	7							0
	Reserved			ВС	OR_LEV[2:	0]				Res	erved			
	1 1		1						1			1		

Bit Field Name Description 31:28 Reserved, the reset value must be maintained. Reserved 27 nBOOT0 nBOOT0 Note: This bit is read-only. 26 nSWBOOT0 nSWBOOT0 Note: This bit is read-only. 25:24 Reserved Reserved, the reset value must be maintained. 23 nBOOT1 nBOOT1 Note: This bit is read-only. 22:11 Reserved Reserved, the reset value must be maintained. 10:8 BOR LEV[2:0] BOR reset level 000: 1.64V 001: 2.10V 010: 2.30V 011: 2.60V 100: 2.90V Other: reserved Reserved, the reset value must be maintained. 7:0 Reserved

Note: For the specific combined functions of nBOOT0, nSWBOOT0, and nBOOT1, see chapter 2.1.3 boot 28 / 652




Management.

## 2.2.4.2.8 Option byte register (FLASH\_OB)

Address offset: 0x1C

Reset value: 0x03FF FFFC




Bit Field	Name	Description
31	RDPRT2	Read protection L2 level protection
		0: Read protection L2 level is not enabled;
		1: Read protection L2 level is enabled.
		Note: This bit is read-only.
30:26	Reserved	Reserved, the reset value must be maintained.
25:18	Data1[7:0]	Data1
		Note: This bit is read-only.
17:10	Data0[7:0]	Data0
		Note: This bit is read-only.
9:5	Reserved	Not used, the hardware remains at 1.
4	nRST_STDBY	Enter Standby mode reset configuration.
		0: Reset immediately after entering Standby mode;
		1: No reset occurs after entering Standby mode.
		Note: This bit is read-only.
3	nRST_STOP2	Enter STOP2 mode reset configuration.
		0: Reset occurs immediately after entering STOP2 mode;
		1: No reset occurs after entering the STOP2 mode.
		Note: This bit is read-only.
2	WDG_SW	Set watchdog
		0: hardware watchdog;
		1: Software watchdog.
		Note: This bit is read-only.
1	RDPRT1	Read protection L1 level protection
		0: Read protection L1 level is not enabled;
		1: read protection L1 level is enabled.
		Note: This bit is read-only.
0	OBERR	Option byte error
		When this bit is '1', it means that the option byte does not match its complement.
		Note: This bit is read-only.



### 2.2.4.2.9 Write protection register (FLASH\_WRP)

Address offset: 0x20

Reset value: 0xFFFF FFFF




Bit Field	Name	Description
31:0	WRPT	Write protect
		This register contains the write protection option byte loaded by option byte area.
		0: write protection takes effect;
		1: Write protection is invalid.
		Note: These bits are read-only.

### 2.2.4.2.10 ECC register (FLASH ECC)

Address offset: 0x24

Reset value: 0x0000 0000



Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained.
13:8	ECCHW	After writing a word to a 32-bit Flash address, the corresponding higher 6-bit ECC value.
7:6	Reserved	Reserved, the reset value must be maintained.
5:0	ECCLW	After writing a word to a 32-bit Flash address, the corresponding lower 6-bit ECC value.


### 2.2.4.2.11 CAHR register (FLASH CAHR)

Address offset: 0x30

Reset value: 0x0000 0000







Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7:4	LOCKSTOP[3:0]	iCache lock stop (see for detailed operation instructions 2.2.2.3.3 iCache locking_
		Chapter).
		0: disable
		1: enable
3:0	LOCKSTRT[3:0]	iCache lock start.
		0: disable
		1: enable



## 3 Power Control (PWR)

## 3.1 General Description

The PWR is power management unit to control status of different modules in different power modes. Its major function is to control MCU to enter different power modes and wakeup when events or interrupts happen. The MCU supports the following modes: RUN, LOW-POWER RUN, SLEEP, LOW-POWER SLEEP, STOP2 and STANDBY mode.

## 3.1.1 Power Supply

- The PWR module mainly consists of the following independent power domains: V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>LCD</sub>, V<sub>REF+</sub>, V<sub>REF-</sub>. For details, please refer to Figure 3-1 power supply block diagram. In order to illustrate the functions of different power domains, some power domains will be introduced below. This document will introduce the digital part of the power domain in the following chapters.
  - V<sub>DD</sub> domain: The voltage input range is 1.8V~3.6V, mainly for MR, LPR, COMP, HSE, HSI, PLL, BOR,
     PVD, TRNG, USB PHY and most digital peripheral interfaces power supply.
  - V<sub>DDA</sub> domain: The voltage input range is 1.8V~3.6V, which mainly supplies power for most analog peripherals. A/D, D/A, TS (Temperature Sensor) and OPAMP are in this power domain. An isolated supply ground connection is provided on VSSA pin, which can filter and shield noise separately, and improve the conversion accuracy performance of analog modules such as A/D and D/A.
  - $V_{LCD}$  domain: The voltage input range is 2.58V~3.6V,  $V_{LCD}$  can be used to control the contrast of LCD. The  $V_{LCD}$  pin can be used in the following two situations:
    - It can receive the maximum voltage provided by external circuit (supply voltage for Segment and Common lines LCD through MCU).
    - o It can also be connected to an external capacitor for the boost converter of the MCU. This boost converter is software controlled and provides voltage for Segment and Common lines LCD.

The voltage supplied to the Segment and Common lines LCD determines the contrast ratio of the LCD. The user reduces contrast by controlling its duty cycle or dead-time.

- $\circ$  When an external voltage provides voltage for  $V_{LCD}$ , its voltage range should be: 2.58V $\sim$ 3.6V, and independent of  $V_{DD}$ .
- When the LCD is based on an internal boost converter, V<sub>LCD</sub> should be connected to a capacitor.
- V<sub>REF+</sub> or V<sub>REF-</sub> domain:
  - External  $V_{REF}$ :  $V_{REF+}$  is the input reference voltage for ADC and DAC. When enabled, it is also the output of the internal voltage reference buffer.  $V_{REF-}$  must always be equal to  $V_{SSA}$ .
  - Internal V<sub>REF</sub>: Connected to V<sub>REFBUFF</sub>, the voltage is 2.048V, and V<sub>DDA</sub> is required not to be lower than 2.4V.
- The PWR module consists of a main regulator (MR) and a low power regulator (LPR). Two embedded linear



voltage regulators power all digital circuits. The regulator is always enabled after reset.

#### MR

The output voltage range of MR can be adjusted by PWR\_CTRL1.MRSEL[1:0]. It is mainly used in RUN mode and SLEEP mode of MCU. MR is disabled when MCU is in LOW-POWER RUN, LOW-POWER SLEEP, STOP2, STANDBY mode.

#### • LPR

LPR is used in LOW-POWER RUN mode, LOW-POWER SLEEP mode, STOP2 mode and STANDBY mode. In STOP2 mode, it powers the retention power domain (RET) and the low-power power domain.




Figure 3-1 Power Supply Block Diagram



### 3.1.2 Power Supply Supervisor

#### 3.1.2.1 Power on reset (POR) and brown out reset (BOR)

Power-on reset (POR) and brown-out reset (BOR) circuits are integrated inside the chip. BOR is active in all power modes and cannot be disabled. Five BOR thresholds can be selected via the option byte.

During power-on, the BOR will hold the chip in reset until the supply voltage  $(V_{DD})$  reaches the specified threshold. When  $V_{DD}$  falls below the selected threshold, the chip will be reset. For more information on switching power supply reset thresholds, see the Electrical Characteristics section of the relevant data sheet.




Figure 3-2 Brown-Out Reset (BOR) Waveform

Note: The reset duration  $t_{RSTTEMPO}$  exists only based on the BOR minimum threshold ( $V_{BOR0}$ ).

#### 3.1.2.2 Programmable voltage detector (PVD)

The PVD monitors the power supply by comparing the  $V_{DD}$  voltage with the relevant bits in the Power Control Register 2 (PWR\_CTRL2). PWR\_CTRL2.PLS[2:0] select the threshold for the monitored voltage. Enable PVD by setting PWR\_CTRL2.PVDEN.

The PWR\_STS2.PVDO flag is used to indicate whether the VDD is above/below the PVD voltage threshold. This event is connected internally to the external interrupt line 16and produces an interrupt if the interrupt is enabled in the external interrupt register. A PVD interrupt occurs when the VDD drops below the PVD threshold and/or when the VDD rises above the PVD threshold, according to the rise/fall edge trigger setting of the external interrupt line 16. For example, this feature can be used to perform emergency shutdown tasks.

PVD can also be configured to monitor the external analog voltage PVD\_IN (PB7) (compared to the internal VREFINT (about 1.2V)).






Figure 3-3 PVD Threshold Waveform

### 3.2 Power Modes

The MCU has 6 power modes: RUN, SLEEP, LOW POWER RUN, LOW POWER SLEEP, STOP2 and STANDBY. Different mode has different performance and power consumption. A summary of MCU power modes is shown below.

Mode Regulator Exit Enter Wakeup state Code execution continues Power on, system reset, low power RUN MR Enter another power mode without peripheral wake-up reconfiguration Code execution continues 1) WFI returned from ISR **SLEEP** MR without peripheral any interrupt or wake-up event 2) WFE reconfiguration LOW Code execution continues Clear PWRCTRL1.LPREN bit By configuring POWER LPR without peripheral PWRCTRL1.LPREN bit or system reset RUN reconfiguration LOW To enter LOW POWER RUN first Code execution continues POWER LPR 1) WFI returned from ISR any interrupt or wake-up event without peripheral **SLEEP** 2) WFE reconfiguration Continue to execute the WFI/WFE: code, peripherals that the 1) SCB SCR.SLEEPDEEP = 1 STOP2 LPR System reset and all EXTI user chooses to keep do 2) PWR CTRL1.LPMSEL = not need to be "000/010"

**Table 3-1 Power Modes** 

reconfigured, USB, CAN



Mode	Regulator	Enter	Exit	Wakeup state
				need to be reconfigured,
				MSI = 4M
		WFI/WFE:	3 WKUP IO rising/falling	
CTANDDY	I DD	1) SCB_SCR.SLEEPDEEP = 1	edges, RTC alarm rising edge,	G 4
STANDBY	LPR	2) PWR_CTRL1.LPMSEL =	NRST reset, IWDG reset, RTC	System reset
		"011"	timestamp, tamper detection	

#### Notes:

- 1. In STOP2 mode, after wake-up, the code can continue running from the stop position. The RCC configuration is retained, and the SPI/UART2/UART3/UART4/UART5/I2C1/I2C2/WWDG configuration is retained.
- 2. Please refer to the corresponding data sheet for the low power wake-up time.

The operating enabled status of different modules in different power consumption modes are shown in the following table:

**Table 3-2 Blocks Running State** 

		Т						1
			ver	ver	Sto	_	Star	ıdby
Main Blocks	Run	Sleep	Low power	Low power sleep	ı	Wakeup capability	ı	Wakeup capability
CPU	Y	-	Y	-	1	-	1	-
MMU	О	0	О	О	-	-	-	-
DMA	О	0	О	0	-	-	-	-
FLASH	О	0	О	0	-	-	-	-
SRAM1	Y	Y	Y	Y	О	-	-	-
SRAM2	Y	Y	Y	Y	О	-	О	-
BOR	Y	Y	Y	Y	Y	Y	Y	Y
PVD	О	0	О	О	О	Y	О	-
HSE	О	0	-	-	-	-	-	-
HSI	О	0	-	-	-	-	-	-
LSE	О	0	О	О	О	-	О	-
LSI	O	О	О	О	О	-	О	-
MSI	O	О	Y	Y	О	-	•	-
CSS for HSE	O	О	О	О	-	-	-	-
CSS for LSE	O	О	О	О	О	О	О	О
PLL	O	О	-	1	-	-	-	-
RTC	О	0	О	О	О	Y	О	Y
Tamper	3	3	3	3	3	О	3	О
IWDG	О	О	О	О	О	Y	О	Y
EXTI	Y	Y	Y	Y	Y	-	-	-
LPTIM	О	О	О	О	О	Y	-	-



			er	er	Sto	op2	Stan	dby
Main Blocks	Run	Sleep	Low power run	Low power sleep	-	Wakeup capability	-	Wakeup capability
LPUART	О	0	О	0	О	Y	-	-
TIM1/8	О	0	О	0	-	-	-	-
TIM2/3/4/5	О	0	О	0	-	-	-	-
TIM6/7	О	0	О	0	-	-	-	-
WWDG	О	0	О	0	-	-	-	-
USART1/2/3	О	0	О	0	-	-	-	-
UART4/5	О	0	О	О	-	-	-	-
I2C1/2	О	0	О	0	-	-	-	-
SPI1/2	О	0	О	0	-	-	-	-
USB	О	0	-	-	-	-	-	-
UCDR	О	0	-	-	-	-	-	-
CAN	О	0	О	0	-	-	-	-
SAC	О	0	-	-	-	-	-	-
CRC	О	0	О	0	-	-	-	-
DAC	О	0	О	0	-	-	-	-
ADC	О	0	О	0	-	-	-	-
TempSensor	О	0	О	0	-	-	-	-
OPAMP	О	0	О	0	-	-	-	-
COMP	О	0	О	О	О	Y	-	-
TRNG	О	0	-	-	-	-	-	-
LCD	О	0	О	О	О	Y	-	-
GPIOs	О	0	О	О	О	Y	0	3 pins

#### Notes:

- 1. Y: Yes (Enable), O: Option, -: Not available.
- 2. Only COMP1 support STOP2 mode
- 3. 3 pins represent three wake-up IOs, PA8, PA0 and PC13.

#### **3.2.1 RUN Mode**

RUN mode is the normal operating mode of the MCU. The speed of the system clock can be reduced by configuring the RCC register to achieve the purpose of reducing energy consumption, or the peripheral clock can be turned off to reduce power consumption. To further reduce dynamic power consumption, the MR output voltage can also be adjusted via PWR\_CTRL1.MRSEL. In addition, if the FLASH is not used, the software can write the FLASH\_AC.SLMEN bit to put the FLASH into sleep mode to reduce power consumption, and the FLASH AC.SLMEN bit can also restore the current state of the FLASH.



3.2.1.1 Dynamic Voltage Regulation (MR)

Steps to enter MR 1.0V:

• Make sure the system clock is at most 64MHz. Note that if the current operating mode is LP RUN, then the

maximum system clock is 4MHz;

• Configure the FLASH read cycle to be greater than or equal to 2. This step is to avoid FLASH timing problem

when entering the low-voltage mode;

• Set FLASH\_AC.LVMEN to 1, and wait for FLASH\_AC.LVMF to be 1, indicating that FLASH has entered

the low-voltage mode;

Reconfigure the FLASH read cycle, the configuration cycle is related to the system clock, and ensure that the

read FLASH wait time is greater than 30ns. If the system clock is 72MHz, the period needs to be configured

as 2;

Set SRAM to work in normal mode;

• Configure PWR\_CTRL1.MRSEL[1:0] = 0x2, then poll to wait for PWR\_STS2.MRF to be pulled low and

then pulled high. It takes about 100us to pull down PWR STS2.MRF.

Steps from MR1.0V to MR 1.1V:

• Configure PWR CTRL1.MRSEL[1:0] = 0x3, then poll and wait for PWR\_STS2.MRF to be pulled low and

then pulled high. It takes about 100us to pull down PWR\_STS2.MRF;

• Configure the FLASH read cycle to be greater than or equal to 2. This step is to avoid entering the low-voltage

mode FLASH timing problem;

• Clear the FLASH AC.LVMEN bit and wait for the FLASH AC.LVMF bit to be 0, indicating that the FLASH

has exited the low-voltage mode;

Increase the system clock;

• Configure the FLASH read cycle according to the system clock, and ensure that the read wait time is greater

than or equal to 20ns (if it is less than 50MHz, it can be configured to 0).

3.2.2 SLEEP Mode

The CPU stops and peripherals including peripherals around the Cortex®-M4F core (such as NVIC, SysTick, etc.)

can run and wake up the CPU when an interrupt or event occurs. In SLEEP mode, all I/O pins maintain the same

state/function as in RUN mode.

3.2.2.1 Entering SLEEP Mode

SLEEP mode is entered by executing WFI (wait for interrupt) or WFE (wait for event) instruction with

SCB SCR.SLEEPDEEP = 0. Depending on the SCB SCR.SLEEPONEXIT, there are two options for SLEEP mode

entry:

• SLEEP-NOW: If SCB SCR.SLEEPONEXIT = 0, the WFI or WFE instruction is executed immediately, and the

system enters sleep mode immediately.

• SLEEP-ON-EXIT: If SCB\_SCR.SLEEPONEXIT = 1, the system immediately enters sleep mode when exiting



from the lowest priority ISR.

### 3.2.2.2 Exiting SLEEP Mode

If the WFI instruction is used to enter the SLEEP mode, any NVIC interrupts can wake up the device from the SLEEP mode.

If the WFE instruction is used to enter the SLEEP mode, MCU will exit the SLEEP mode immediately when the event occurs. Wake-up events can be generated in the following ways:

- Enable an interrupt in the peripheral control register instead of NVIC, and enable the SCB\_SCR.SEVONPEND.
   When MCU wakes up by WFE, the peripheral interrupt suspend bit and the peripheral NVIC interrupt channel suspend bit (in NVIC interrupt clear suspend register) must be cleared.
- Configure an external or internal EXTI event mode. When the MCU wakes up, it is not necessary to clear the
  peripheral interrupt suspend bit and the peripheral NVIC interrupt channel suspend bit (in the NVIC interrupt
  clear suspend register) because the suspend bit corresponding to the event line is not set. This mode provides
  the shortest wake-up time because there is no time spent on interrupt entry or exit.

#### 3.2.3 LOW POWER RUN Mode

In LOW POWER RUN mode, the entire core logic is provided by LPR and MR is disabled. The system clock comes from MSI, the frequency is up to 4MHz, and the PLL is turned off. Executing programs in FLASH or SRAM, all peripherals can be configured to work as required, except USB /SAC disabled.

### 3.2.3.1 Entering LOW POWER RUN Mode

LOW POWER RUN mode can be entered from RUN mode, or wake-up from LOW POWER SLEEP mode.

Do the following to enter LOW POWER RUN mode:

- Turn off modules that do not support LPRUN, such as USB, algorithm (SAC), etc.;
- Ensure that the system clock is up to 4MHz;
- Configure the FLASH read cycle to be greater than or equal to 2. This step is to avoid entering the low-voltage mode flash timing problem;
- Set the FLASH\_AC.LVMEN bit to 1, and wait for the FLASH\_AC.LVMF bit to be 1, indicating that the flash has entered the low-voltage mode;
- Reconfigure the FLASH read cycle to 0;
- Set SRAM to work in low voltage mode;
- Configure PWR\_CTRL3.BGTLPR = 0 and PWR\_CTRL3.PBDTLPR = 0, configure BANDGAP/PVD/BOR to be normally open;
- PWR\_CTRL1.LPREN bit is set to 1, use while to wait for PWR\_STS2.LPRUNF to be 1. The use of while is to avoid CPU access to SRAM and prevent SRAM timing problems.

Additional steps can be taken to further reduce power consumption:

Adjust the LPR output to meet different power or frequency requirements;

Email: sales@nsing.com.sg



- Turn on or off the digital peripheral clock according to actual needs;
- Turn off unnecessary analog peripherals;
- If FLASH is not used, in order to further reduce power consumption, user can configure FLASH\_AC.SLMEN
   1 to put FLASH into sleep mode. Configuring FLASH\_AC.SLMEN = 0 will restore the current state of FLASH.

It should be noted that LP RUN can switch to LP SLEEP mode, STOP2 mode, STANDBY mode and RUN mode, and can also return from LP SLEEP or STOP2. A system reset also exits LP RUN to RUN mode.

#### 3.2.3.2 Exiting LOW POWER RUN Mode

The LOW POWER RUN mode can be exited by the following steps:

- Clear PWR\_CTRL1.LPREN and wait until PWR\_STS2.LPRUNF is set to 1;
- Set the FLASH read delay to greater than 2;
- Clear FLASH\_AC.LVMEN and ensure that the FLASH low voltage mode is canceled by polling the FLASH AC.LVMF bit;
- Restore the system clock to the required state;
- Configure the FLASH read cycle according to the system clock, and ensure that the read wait time is greater than or equal to 20ns (for example, <50MHz, it can be configured to 0).

#### 3.2.4 LOW POWER SLEEP Mode

In LOW POWER SLEEP mode, all I/O pins remain in the same state as in RUN mode.

#### 3.2.4.1 Entering LOW POWER SLEEP Mode

To enter LOW POWER SLEEP mode, first need to enter LOW POWER RUN mode, and then enter SLEEP mode. The specific steps to enter LOW POWER RUN mode and SLEEP mode are described in Section 3.2.3.1 and Section 3.2.2.1.

#### 3.2.4.2 Exiting LOW POWER SLEEP Mode

Exiting LOW POWER SLEEP mode is the same as exiting SLEEP mode, any interrupt or event can wake the device from LOW POWER SLEEP mode. For details, see Section 3.2.2.2. It should be noted that the chip will return to LOW POWER RUN mode after waking up from LOW POWER SLEEP mode.

#### **3.2.5 STOP2 Mode**

STOP2 mode is based on Cortex®-M4F deep sleep mode, all core digital logic areas are powered off. The main voltage regulator (MR) is turned off, the HSE/HSI/PLL are also turned off, the MSI/LSE/LSI can optionally remain running. In this mode, the CPU registers, 80-byte backup registers, RCC, SPI1/2, UART4/5, USART2/3, I2C1/2 and WWDG registers are retained The RET domain and the low-power power domain are still operate normally.

SRAM1/2 can be configured to be retained in STOP2 mode via PWR\_CTRL3.RAM1RET and PWR\_CTRL3.RAM2RET. All I/O pins except PC13/14/15 are in retention state by default, PC13/14/15 can be configured to remain the same state as run mode.



#### 3.2.5.1 Entering STOP2 Mode

To enter STOP2 mode, should be configured: SCB SCR.SLEEPDEEP = 1, PWR CTRL1.LPMSEL = "000~010".

In STOP2 mode, if FLASH is being operated, entering STOP2 mode will be delayed until the memory access is completed.

If the access to the APB area is in progress, entering the STOP2 mode will be delayed until the APB access is completed.

In STOP2 mode, the following peripherals are available:

- Independent Watchdog (IWDG) optional: Once enabled, it will keep counting until a reset is generated.
- RTC optional: It can be turned on by RCC LDCTRL.RTCEN.
- Internal RC oscillator (LSI RC) optional: It can be turned on by RCC CTRLSTS.LSIEN.
- External 32.768kHz crystal oscillator (LSE OSC) optional: It can be turned on by RCC LDCTRL.LSEEN bit.
- Other peripherals that can choose to hold or work such as GPIO, COMP, EXTI, LPUART, LPTIMER, LCD.
- IO can be configured to retention or high-Z state.

Unneeded analog peripherals such as ADC and DAC can be disabled when entering STOP2 mode to avoid unnecessary power consumption.

#### 3.2.5.2 Exiting STOP2 Mode

When the STOP2 mode is exited by an interrupt or a wake-up event via the EXTI line, the system clock will be restored to its previous state, and the code execution will continue from where it stopped. System reset (NRST, IWDG) can also exit STOP2 mode.

Note: When a system reset occurs, the CPU will run from address 0.

#### 3.2.6 STANDBY Mode

STANDBY mode is a Cortex®-M4F based Deep-Sleep mode. The core domain is completely turned off, the PLL, HSI, HSE are turned off, and the LSI and LSE are optionally run. SRAM2 can optionally retain data, RTC and IWDG can optionally operate. All GPIO pin states are selectable as retention or high-Z.

Note: The GPIO pin state will change to the system default state upon exit.

#### 3.2.6.1 Entering STANDBY Mode

Enter STANDBY mode by executing WFI/WFE and setting SCB\_SCR.SLEEPDEEP = 1 and PWR CTRL1.LPMSEL = "011".

If Flash is being operated, entering STANDBY mode will be delayed until the memory access is completed.

If the access to the APB area is in progress, entering the STANDBY mode will be delayed until the APB access is completed.

In STANDBY mode, the following peripherals are available:

• Independent Watchdog (IWDG) optional: Once enabled, it will keep counting until a reset is generated.



- RTC optional: It can be turned on by RCC LDCTRL.RTCEN.
- Internal RC oscillator (LSI RC) optional: It can be turned on by RCC CTRLSTS.LSIEN.
- External 32.768kHz crystal oscillator (LSE OSC) optional: It can be turned on by RCC\_LDCTRL.LSEEN bit.

Unneeded analog peripherals such as ADC and DAC can be disabled when entering STANDBY mode to avoid unnecessary power consumption.

#### 3.2.6.2 Exiting STANDBY Mode

The MCU exits STANDBY mode when external reset (NRST pin), IWDG reset, rising/falling edge of WKUP pin or RTC alarm event, timestamp event, tamper event occurs. Except for the power status registers (PWR\_STS1/2), all registers are reset after waking up from STANDBY state.

After waking up from STANDBY mode, code execution is the same as reset (detecting BOOT pin, getting reset vector, etc.). The PWR STS1.STBYF flag indicates that the MCU exits STANDBY mode.

## 3.3 Low-Power Auto-Wakeup (AWU) Mode

In automatic wake-up mode, the RTC can be used to wake up the MCU from different low-power modes without relying on external interrupts. The RTC provides a programmable time base for waking up from SLEEP, STOP2 and STANDBY modes at regular intervals. To do this, two of the three optional RTC clock sources can be selected by software programming RCC\_LDCTRL.RTCSEL[1:0] as follows:

- 32.768kHz external crystal oscillator (LSE OSC)
  - This clock source provides an accurate time base with very low power consumption.
- Internal RC crystal oscillator(LSI RC)

This clock source has the advantage of saving the cost of the 32.768 kHz crystal, but the clock accuracy is worse than the LSE.

To wake up from STOP2 mode using the RTC alarm event, you need:

- Configure EXTI 18 rising edge trigger.
- Configure RTC to enable RTC alarm event.

To wake up from STANDBY mode using RTC alarm event, EXTI 18 does not need to be configured. PWR CTRL3.IWKUPLEN needs to be configured.

## 3.4 PWR Registers

## 3.4.1 PWR Register Overview

Table 3-3 PWR Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	- 0	
000h	PWR_CTRL1								Re	eserve	ed								LPREN	R	eserve	ed	1 100	MKSEL[1:0]	DRBP		R	eserve	ed			LPMSEL[2:0]	

Email: sales@nsing.com.sg




Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	Ξ	10	6	∞	7	9	5	4	3	2	1	0
	Reset Value																		0				1	1	1						0	0	0
004h	PWR_CTRL2													R	eserv	ed													PVDFLTEN		PLS[2:0]		PVDEN
	Reset Value																												0	0	0	0	0
008h	PWR_CTRL3					Rese	rved					PSTSTP2	PSTSTBY	Reserved	PBDTSTBY	PBDTSTP2	PBDTLPR	Reserved	IWKUPLEN	RAM2RET	RAMIRET	Reserved	ABTSTGDB	BGDTSTP2	BGDTLPR	Reserved	WKUP2PS	WKUPIPS	WKUP0PS	Reserved	WKUP2EN	WKUPIEN	WKUP0EN
	Reset Value											0	0		1	1	1		0	0	0		1	1	1		0	0	0		0	0	0
00Ch	PWR_STS1								Rese	erved	ı							IWKUPF			Rese	erved			STBYF		R	eserv	ed		WKUPF2	WKUPF1	WKUPF0
	Reset Value																	0							0						0	0	0
010h	PWR_STS2														R	eserv	ed														PVDO	MRF	LPRUNF
	Reset Value																														0	1	1
014h	PWR_STSCLR											R	eserv	ed											CLRSTBY		R	eserv	ed		CLRWKUP2	CLRWKUP1	CLRWKUP0
	Reset Value																								0						0	0	0

## 3.4.2 Power Control Register 1 (PWR\_CTRL1)

Address offset: 0x00

Reset value: 0x0000 0700 (reset by wakeup from STANDBY mode)



Bit Field	Name	Description
31:15	Reserved	Reserved, the reset value must be maintained.
14	LPREN	LOW POWER RUN mode enable bit.
		When this bit is set, the MR is turned off and the LPR will be used to power the main
		power domain.
		Note: This bit is affected by system reset.
13:11	Reserved	Reserved, the reset value must be maintained.
10:9	MRSEL[1:0]	Main voltage regulator voltage configuration level selection.
		01: Reserved
		10: 1.0V (Rang1)
		11: Reserved




Bit Field	Name	Description
8	DRBP	Disable RTC, backup registers and write protection of RCC_LDCTRL register.
		In the reset state, the RTC, backup registers and RCC_LDCTRL registers are protected
		from illegal writes. This bit must be set to enable write access to these registers.
		0: Disable access to RTC, backup registers and RCC_LDCTRL
		1: Enable access to RTC, backup registers and RCC_LDCTRL
		Note: This bit must remain 1 if HSE is divided by 32 as the RTC clock.
7:3	Reserved	Reserved, the reset value must be maintained.
2:0	LPMSEL [2:0]	Low power mode selection bits.
		These bits select the low power mode the CPU enters.
		000-010: STOP2 mode
		011: STANDBY mode

# 3.4.3 Power Control Register 2 (PWR\_CTRL2)

Address offset: 0x04

Reset value: 0x0000 0000 (reset by wakeup from STANDBY mode or system reset)



Bit Field	Name	Description											
31:5	Reserved	Reserved, the reset	value must be maintain	ned.									
4	PVDFLTEN	PVD filter enable b	PVD filter enable bit.										
		0: Disable PVD filt	0: Disable PVD filtering										
		1: Enable PVD filte	ering										
3:1	PLS[2:0]	PVD threshold.											
		PLS[2:0]	Voltage										
		000	2.1v										
		001	2.25v										
		010	2.4v										
		011	2.55v										
		100	2.7v										
		101	2.85v										
		110	2.95v										
		111	(1)										
		Remarks: (1) is the VREFINT)	Remarks: (1) is the external input analog voltage PVD_IN (internally compared with VREFINT)										
0	PVDEN	Programmable Volt	age Detector (PVD) en	able bit.									



Bit Field	Name	Description
		0: Disable PVD
		1: Enable PVD

# 3.4.4 Power Control Register 3 (PWR\_CTRL3)

Address offset: 0x08

Reset value: 0x0007 0700 (reset by wakeup from STANDBY mode)

31									22	21	20	19	18	17	16
			1	Rese	rved	1			1	PSTSTP2	PSTSTBY	Reserved	PBDT STBY	PBDT STP2	PBDT LPR
15	14	13	12	11	10	9	8	7	6	rw 5	rw 4	3	rw 2	rw 1	rw 0
Reserved	IWKUPL EN	RAM2R ET	RAM1R ET	Reserved	BGDT STBY	BGDT STP2	BGDT LPR	Reserved	WKUP2 PS	WKUP1 PS	WKUP0 PS	Reserved	WKUP2 EN	WKUP1 EN	WKUP0 EN
	rw	rw	rw		rw	rw	rw		rw	rw	rw		rw	rw	rw

Name	Description
Reserved	Reserved, the reset value must be maintained.
PSTSTP2	Pin state bit in STOP2 mode.
	0: Pin in retention state
	1: Pin in high-Z state
PSTSTBY	Pin state bit in STANDBY mode.
	0: Pin in retention state
	1: Pin in high-Z state
Reserved	Reserved, the reset value must be maintained.
PBDTSTBY	PVDBOR state bit in STANDBY mode.
	0: Normal mode
	1: Duty on mode
PBDTSTP2	PVDBOR state bit in STOP2 mode.
	0: Normal mode
	1: Duty on mode
PBDTLPR	PVDBOR state bit in LP RUN mode.
	0: Normal mode
	1: Duty on mode
Reserved	Reserved, the reset value must be maintained.
IWKUPLEN	Internal wake-up line enable bit.
	0: Disable internal wake-up line
	1: Enable internal wake-up line
RAM2RET	SRAM2 retention bit.
	SRAM2 supports selection of retention in STANDBY or STOP2 mode.
	0: No retention
	1: Retention
RAM1RET	SRAM1 retention bit.
	SRAM1 only supports selection of retention in STOP2 mode.
	Reserved PSTSTP2  PSTSTBY  Reserved PBDTSTBY  PBDTSTP2  PBDTLPR  Reserved IWKUPLEN  RAM2RET



Bit Field	Name	Description
		0: No retention
		1: Retention
11	Reserved	Reserved, the reset value must be maintained.
10	BGDTSTBY	BANDGAP/BG_Buffer/IBIAS idle state bit in STANDBY mode.
		0: Always on
		1: Duty on
9	BGDTSTP2	BANDGAP/BG_Buffer/IBIAS idle state bit in STOP2 mode.
		0: Always on
		1: Duty on
8	BGDTLPR	BANDGAP/BG_Buffer/IBIAS idle state bit in LP RUN mode.
		0: Always on
		1: Duty on
7	Reserved	Reserved, the reset value must be maintained.
6	WKUP2PS	WKUP2 wake-up pin polarity selection bit.
		Use rising or falling edge to wake up STANDBY mode. Make sure the corresponding
		wakeup pins are disabled before changing polarity.
		0: Rising edge
		1: Falling edge
5	WKUP1PS	WKUP1 wake-up pin polarity selection bit.
		Use rising or falling edge to wake up STANDBY mode. Make sure the corresponding
		wakeup pins are disabled before changing polarity.
		0: Rising edge
		1: Falling edge
4	WKUP0PS	WKUP0 wake-up pin polarity selection bit.
		Use rising or falling edge to wake up STANDBY mode. Make sure the corresponding
		wakeup pins are disabled before changing polarity.
		0: Rising edge
		1: Falling edge
3	Reserved	Reserved, the reset value must be maintained.
2	WKUP2EN	Enable WKUP2 pin.
		Software can set and clear this bit.
		0: WKUP pin is used for general purpose I/O. An event on the WKUP pin will not
		wake the device from STANDBY mode.
		1: WKUP pin is used to wake up STANDBY mode.
1	WKUP1EN	Enable WKUP1 pin.
		Software can set and clear this bit.
		0: WKUP pin is used for general purpose I/O. An event on the WKUP pin will not
		wake the device from STANDBY mode.
		1: WKUP pin is used to wake up STANDBY mode.
0	WKUP0EN	Enable WKUP0 pin.
		Software can set and clear this bit.




Bit Field	Name	Description
		0: WKUP pin is used for general purpose I/O. An event on the WKUP pin will not
		wake the device from STANDBY mode.
		1: WKUP pin is used to wake up STANDBY mode.

## 3.4.5 Power Status Register 1 (PWR\_STS1)

Address offset: 0x0C

Reset value: 0x0000 0000 (Power-on reset or PWR soft reset clear)



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15	IWKUPF	Internal wake-up flag.
		This bit is set and cleared by hardware.
		0: All internal wakeup sources have been cleared
		1: Device wakes up from STANDBY mode by internal wakeup source
14:9	Reserved	Reserved, the reset value must be maintained.
8	STBYF	STANDBY flag bit.
		This bit is set by hardware when the device enters STANDBY mode and cleared by
		software by setting PWR_STSCLR.CLRSTBY or by a power-on reset.
		0: The device has never entered STANDBY mode
		1: The device has ever entered STANDBY mode
		Note: A system reset will not clear this bit.
7:3	Reserved	Reserved, the reset value must be maintained.
2	WKUPF2	WKUP2 pin wakeup flag.
		This bit is set by hardware. Can be cleared by software setting
		PWR_STSCLR.CLRWKUP2.
		0: No wakeup event occurred
		1: Wakeup event received from WKUP pin
1	WKUPF1	WKUP1 pin wakeup flag.
		This bit is set by hardware. Can be cleared by software setting
		PWR_STSCLR.CLRWKUP1.
		0: No wakeup event occurred
		1: Wakeup event received from WKUP pin
0	WKUPF0	WKUP0 pin wakeup flag.
		This bit is set by hardware. Can be cleared by software setting
		PWR_STSCLR.CLRWKUP0.




Bit Field	Name	Description
		0: No wakeup event occurred
		1: Wakeup event received from WKUP pin

## 3.4.6 Power Status Register 2 (PWR\_STS1)

Address offset: 0x10


Reset value: 0x0000 0003 (Power-on reset or PWR soft reset clear)



Bit Field Name Description 31:3 Reserved Reserved, the reset value must be maintained. 2 **PVDO** PVD output. This bit is set and cleared by hardware. Only valid when PWR CTRL2.PVDEN = 1. 0: VDD/VDDA is above the PVD threshold selected using PWR CTRL2.PLS[2:0]. 1: VDD/VDDA is below the PVD threshold selected using PWR\_CTRL2.PLS[2:0]. MRF Voltage adjustment flag. 0: Voltage adjustment is in progress 1: Voltage adjustment is completed **LPRUNF** Low power voltage regulator flag. This bit is cleared by hardware when MCU is in LOW POWER RUN mode. This bit remains 0 when MCU exits LOW POWER RUN mode and is set to 1 by hardware until the voltage regulator is ready in master mode. This bit must be polled before increasing the frequency. 0: MCU is in LOW POWER RUN mode 1: MCU is in RUN mode

# 3.4.7 Power Status Clear rRegister (PWR\_STSCLR)

Address offset: 0x14







Bit Field	Name	Description
31:9	Reserved	Reserved, the reset value must be maintained.
8	CLRSTBY	Clear STANDBY flag.
		This bit always reads as 0.
		0: No effect.
		1: Clear PWR_STS1.STBYF flag.
7:3	Reserved	Reserved, the reset value must be maintained.
2	CLRWKUP2	Clear WKUP2 wakeup flag.
		This bit always reads as 0.
		0: No effect.
		1: Clear wakeup flag PWR_STS1.WKUPF2.
1	CLRWKUP1	Clear WKUP1 wakeup flag.
		This bit always reads as 0.
		0: No effect.
		1: Clear wakeup flag PWR_STS1.WKUPF1.
0	CLRWKUP0	Clear WKUP0 wakeup flag.
		This bit always reads as 0.
		0: No effect.
		1: Clear wakeup flag PWR_STS1.WKUPF0.



## 4 Reset And Clock Control (RCC)

### 4.1 Reset Control Unit

Supports the following three types of reset:

- Power Reset
- System Reset
- Low power domain Reset

### 4.1.1 Power Reset

A power reset occurs in the following circumstances:

- Power-on reset (POR reset).
- Brown-out reset(BOR reset).
- When exiting STANDBY mode.

When returning from STANDBY mode, a power reset sets all registers to their reset values except low-power domain.

Other generated power resets will reset all registers (see Figure 3-1).

The reset source in the figure will finally act on the NRST pin and remain low during the reset process.

### 4.1.2 System Reset

Except the reset flags in the Control/Status Register (RCC\_CTRLSTS) and the registers in the low power domain (see Figure 3-1), a system reset sets all registers to their reset values.

A system reset is generated when one of the following events occurs:

- A low level on the NRST pin (external reset)
- Window watchdog event (WWDG reset)
- Independent watchdog event (IWDG reset)
- Software reset (SW reset)
- Low power management reset
- MMU protection reset
- RAM parity error reset
- EMC reset

The reset source can be identified by checking the reset flags in the Control/Status Register (RCC\_CTRLSTS) and Low Power Domain Control Register (RCC\_LDCTRL).



#### 4.1.2.1 Software reset

A software reset can be generated by setting the SYSRESETREQ bit in Cortex®-M4F Application Interrupt and Reset Control Register. Refer to Cortex®-M4F technical reference manual for further information.

#### 4.1.2.2 Low-power management reset

Low-power management reset can be generated by using the following methods:

- Generate low power management reset when entering STANDBY mode: This reset is enabled by setting the nRST\_STDBY bit in the user option byte. At this time, even if the procedure to enter STANDBY mode is performed, the system will be reset instead of entering STANDBY mode.
- Generate low power management reset when entering STOP2 mode: This reset is enabled by setting the nRST\_STOP2 bit in the user option byte. At this time, even if the process to enter STOP2 mode is performed, the system will be reset instead of entering STOP2 mode.

The system reset signal provided to the chip is output on the NRST pin. The pulse generator guarantees a minimum reset pulse duration of 13µs for each reset source (external or internal). For external reset, the reset pulse is generated while the NRST pin is asserted low.

The Figure below shows the system reset generation circuit.




Figure 4-1 System Reset Generation

### 4.1.3 Low Power Domain Reset

A low power domain reset is generated when one of the following events occurs:

- Software reset: The low power domain reset can be generated by setting the RCC LDCTRL.LDSFTRST bit.
- VDD power up/down will cause a low power domain reset.

### 4.2 Clock Control Unit

Four different clock sources can be used to drive the system clock (SYSCLK):



- HSI oscillator clock,16MHz;
- HSE oscillator clock, 4~32MHz;
- MSI oscillator clock:

The frequency can be configured to 100KHz/200KHz/400KHz/800KHz/1MHz/2MHz/4MHz, the default is 4MHz;

Automatically enable the clock after power-on reset, system reset or wake-up from STANDBY mode;

Configurable clock source for low power mode;

PLL clock, Up to 64MHz;

After booting from reset, MSI is used as system clock source, configured as 4 MHz.

The devices have the following two secondary clock sources:

- LSI: 40 kHz low-speed internal RC which drives independent watchdog (IWDG) can be selected by software to drive RTC/LPTIMER.
- LSE: 32.768 kHz low-speed external crystal can also be selected by software to drive RTC/LPTIMER/ LPUART.

Each clock source can be turned on or off independently when it is not used to optimize power consumption.

Several prescalers can be used to configure the frequencies of the AHB, the high-speed APB (APB2), and the low-speed APB (APB1) domains. The maximum frequencies of the AHB, APB2, and APB1 domains are 64MHz, 32MHz, and 16MHz respectively.

RCC provides the Cortex System Timer (SysTick) external clock with the AHB clock (HCLK) divided by 8. This clock or Cortex clock(HCLK) can be selected to drive the SysTick by programming the SysTick Control and Status Register. The ADC clock is generated by dividing the AHB clock or PLL clock.

The clock frequencies of timers are automatically set by hardware. There are two scenarios:

- If the APB prescaler is 1, the timer clock frequencies are set to the same frequency as that of the APB domain to which the timers are connected.
- Otherwise, they are set to twice the frequency of the APB domain to which the timers are connected.

FCLK is the free-running clock of Cortex®-M4F. For more details, refer to the ARM Cortex®-M4 technical reference manual.



### 4.2.1 Clock Tree Diagram




Figure 4-2 Clock Tree

- 1. The maximum frequency available for the system clock is 64MHz.
- 2. For more details about the internal and external clock source characteristics, please refer to the "Electrical Characteristics" section in the product datasheet.
- 3. When PLL is selected as system clock source, PLL minimum clock output is 32MHz.

### 4.2.2 HSE Clock

The high-speed external clock signal (HSE) can be generated from the following two clock sources:

HSE external crystal/ceramic resonator



#### HSE user external clock

To reduce distortion of the clock output and shorten the start-up stablize time, the crystal/ceramic resonator and load capacitor must be placed as close as possible to the oscillator pins of the chip. The load capacitance value must be adjusted according to the chosen oscillator.

External Clock

OSC\_OUT

OSC\_IN

OSC\_OUT

(HiZ)

External Clock Source

C1

C2

Figure 4-3 HSE/LSE Clock Source

### 4.2.2.1 External clock source (HSE bypass mode)

In this mode, an external clock source must be provided. Its frequency can be up to 32MHz. Users can select this mode by setting the RCC\_CTRL.HSEBP and RCC\_CTRL.HSEEN bits. The external clock signal(50% duty cycle square, sine or triangle wave) must be connected to the OSC\_IN pin while the OSC\_OUT pin must be left floating (Hi-Z). See Figure 4-3.

The RCC\_CTRL.HSERDF bit is used to indicate whether the external clock is stable. At startup, the clock was released, until this bit is set by hardware.

#### 4.2.2.2 External crystal/ceramic resonator (HSE crystal mode)

The 4 to 32 MHz external oscillator has the advantage of producing a more accurate master clock for the system. The associated hardware configuration is shown in See Figure 4-3. For more details, please refer to the electrical characteristics section of the datasheet.

The RCC\_CTRL.HSERDF bit indicates whether the high-speed external oscillator is stable or not. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the Clock Interrupt Register (RCC\_CLKINT).

HSE clock can be switched on and off by setting the RCC CTRL.HSEEN bit.

#### 4.2.3 HSI Clock

The HSI (High Speed Internal) clock signal is generated by an internal 16MHz RC oscillator and can be used directly as system clock or as PLL input after dividing by 1 or 2 (selected by RCC\_PLLHSIPRE.PLLHSIPRE bit to divide by 1 or 2). The HSI RC oscillator can provide a clock source without any external devices. It also has a shorter startup time than the HSE crystal oscillator. However, its frequency is less accurate even with calibration.

The HSI clock frequency of each chip has been calibrated to 1% (25°C) before leaving the factory. After the system

nsing.com.sg

**NSING** 

reset, the factory calibration value is loaded into the RCC CTRL.HSICAL[8:0] bits.

If the user application is subject to voltage or temperature variations, this may affect the accuracy of the RC oscillator. The HSI frequency can be trimmed by using the RCC CTRL.HSITRIM[4:0] bits.

The RCC\_CTRL.HSIRDF bit flag indicates if the HSI RC oscillator is stable. At startup, the HSI RC output clock is not released until this bit is set by hardware. HSI clock can be switched on and off using the RCC\_CTRL.HSIEN bit.

Note: HSI after Reflow, the frequency will drift, Refer to the HSI oscillator characteristics table in the datasheet for detailed electrical parameters of HSI.

### 4.2.4 MSI Clock

The MSI (Multi-Speed Internal) clock signal is generated from the internal RC oscillator. The frequency range can be selected by software using the RCC\_CTRLSTS.MSIRANGE[3:0] bits. There are 7 frequencies available: 100 kHz, 200 kHz, 400 kHz, 800 kHz, 1 MHz, 2 MHz, 4 MHz (default).

After power-on reset, system reset or wake-up from STANDBY mode, the MSI clock is used as the system clock and the MSI frequency is set to its default value of 4 MHz.

The RCC\_CTRLSTS.MSIRD bit indicates whether the MSI is stable. The MSI output clock cannot be used until the hardware sets this bit to 1 at startup. MSI can be turned on or off with the RCC\_CTRLSTS.MSIEN bit.

If the HSE crystal oscillator fails, the MSI clock will be used as a backup clock source for the system clock. Refer to Section 4.2.9 Clock Security System.

Note: MSI after Reflow, the frequency will drift, Refer to the MSI oscillator characteristics table in the datasheet for detailed electrical parameters of MSI.

### 4.2.5 PLL Clock

The internal PLL can be used to multiply the HSI or the HSE clock frequency. Refer to Figure 4-2 Clock Tree, The PLL configuration (selection of PLL input clock (HSI/HSE and divider) and multiplication factor) must be done before enabling PLL. Once the PLL is enabled, these parameters cannot be changed. The PLL can be configured using control bits in RCC CTRL and RCC CFG registers.

After selecting HSI or HSE (both can be divided by 1 or 2) as the clock source, you can continue to select the frequency divided by 1 or 2 as the final PLL input clock, see Figure 4-4



PLLHSIPRE

HSI

PLLSRC

PLLMULFCT

x2,x3,...x16,
x17...x32

PLLCLK

PLLDIVCLKEN

PLLHSEPRES

Figure 4-4 PLL Clock Source Selection

If the PLL interrupt is enabled in the clock interrupt register, an interrupt request can be generated when the PLL is ready.

If the USB interface needs to be used in the application, the PLL must be set to output 48MHz clocks to provide the 48MHz USBCLK clock.

### 4.2.6 LSE Clock

The LSE crystal is a 32.768KHz low speed external crystal or ceramic resonator. It provides a low-power and accurate clock source for the real-time clock or other timing functions.

The LSE clock is enabled and disabled by the RCC LDCTRL.LSEEN bit.

The RCC\_LDCTRL.LSERD bit indicates whether the LSE clock is stable. During the startup phase, the LSE clock signal is not released until this bit is set by hardware. If enabled in the clock interrupt register, an interrupt request can be generated. To turn off LSE, you need to waif for 3 LSE clocks to turn it off completely.LSE enabled by repeat switch needs to wait for 1024 LSE clocks RCC LDCTRL.LSEEN bit to set.

#### 4.2.6.1 LSE external clock source(LSE bypass mode)

In this mode, an external clock source with a frequency of up to 1 MHz can be provided. Users can select this mode by setting the RCC\_LDCTRL.LSEBP and RCC\_LDCTRL.LSEEN bits. The external clock signal(square, sine or triangle wave) with 50% duty cycle must be connected to the OSC32\_IN pin while the OSC32\_OUT pin must be left floating (Hi-Z).

## **4.2.7 LSI Clock**

The LSI RC can clock the IWDG and AWU in STOP2 and STANDBY modes. The LSI clock frequency is about 40kHz. For further information please refer to the Electrical Characteristics section of the data sheet.

The LSI clock can be turned on or off using the RCC CTRLSTS.LSIEN bit.

The RCC\_CTRLSTS.LSIRD bit flag indicates if the LSI clock is stable. At startup, the clock is not released until this



bit is set by hardware. An interrupt can be generated if enabled in the Clock Interrupt Register (RCC CLKINT).

#### 4.2.7.1 LSI Calibration

The internal low-speed oscillator LSI can be calibrated to compensate for its frequency offset to obtain an RTC time base with acceptable accuracy, and an independent watchdog (IWDG) timeout (when these peripherals are clocked from the LSI).

Calibration can be achieved by measuring the LSI clock frequency using the TIM9's input clock (TIM9\_CLK). The measurement is guaranteed by the accuracy of the HSE. The software can obtain the accurate RTC clock base by adjusting the 20 bit prescaler of the RTC, and obtain the accurate independent watchdog (IWDG) timeout time by calculation.

The LSI calibration steps are as follows:

- 1. Turn on TIM9 and set channel 3 to input capture mode;
- 2. Set the TIM9 CTRL1.C3SEL bit to 1, and connect the LSI to channel 3 of TIM9 internally;
- 3. Measure LSI clock frequency through TIM9 capture/compare 3 events or interrupts;
- 4. Set the 20 bit prescaler based on the measurement results and the desired RTC time base and independent watchdog timeout.

## 4.2.8 System clock (SYSCLK) Selection

The system clock (SYSCLK) has four clock sources: MSI, HSI, HSE, PLL.

The maximum frequency of the system clock is 64 MHz. After a system reset, the MSI oscillator (with a reset frequency of 4MHz) is selected as the system clock. It cannot be stopped when the clock source is used directly or indirectly through the PLL as the system clock.

Switching from one clock source to another will only occur when the target clock source is ready (either after a delay to start the stabilization phase or PLL stabilization). When the selected clock source is not ready, the switching of the system clock will not occur until the target clock source is ready.

# 4.2.9 Clock Security System (CLKSS)

Clock security system can be activated by software by setting the RCC\_CTRL.CLKSSEN bit. Once activated, the clock detector is enabled after the startup delay of the HSE oscillator, and disabled when the HSE clock is turned off.

If the HSE clock fails, the HSE oscillator will be automatically turned off, and a clock failure event will be sent to the break input of the advanced timers (TIM1 and TIM8), and the Clock Security System Interrupt CLKSSIF will be generated, allowing the software to execute rescue operations. The CLKSSIF interrupt is connected to the NMI (Non-Maskable Interrupt) interrupt of the Cortex®-M4F.

Once the CSS is activated and the HSE clock fails, the CSS interrupt is generated and the NMI is automatically generated. The NMI will be executed continuously until the CSS interrupt pending bit is cleared. Therefore, it is necessary to clear the CSS interrupt by setting the RCC CLKINT.CLKSSICLR bit in the NMI handler.

If the HSE oscillator is directly or indirectly used as the system clock (indirectly means: it is used as the PLL input clock, and the PLL clock is used as the system clock), the clock failure will cause a switch of the system clock to the



MSI oscillator and the disabling of the external HSE oscillator. If HSE clock (divided or not) is selected as PLL input clock then upon HSE clock failure, the PLL will be turned off.

## **4.2.10 LSE Clock Security System (LSECSS)**

The LSE clock security system is activated by enabling the RCC\_LDCTRL.LSECLKSSEN bit. The RCC\_LDCTRL.LSECLKSSEN bit can be cleared by a hardware reset or RTC software reset or after detection of an LSE fault. When LSE and LSI are enabled and ready, the RCC\_LDCTRL.LSECLKSSEN bit must be enabled after configuring the RCC\_LDCTRL.RTCSEL to select the RTC clock source.

If an LSE failure is detected, no more LSE will be provided to the RTC, but the RCC\_LDCTRL.RTCSEL bits will not be modified by hardware to switch the RTC clock source.

In Standby mode, an LSE clock failure triggers a wake-up. In other modes, an interrupt can be generated to wake up, and then the software can clear the RCC\_LDCTRL.LSECLKSSEN bit and turn off the LSE, and change the RTC clock source and other measures to ensure the safety of the application.

The frequency of the LSE oscillator must be higher than 30KHz to avoid false detection of LSECSS.

### **4.2.11 RTC Clock**

By programming RCC\_LDCTRL.RTCSEL[1:0] bits, the RTCCLK clock source can be either the HSE/32, LSE, or LSI clocks. This selection cannot be changed unless the low power domain is reset.

Before configuring the RTC clock source, the PWR CTRL1.DRBP bit must be set to 1 to cancel the write protection.

The LSE and LSI clocks are in the low power domain, but the HSE clocks are not. therefore:

- If LSE or LSI is selected as RTC clock:
  - If the V<sub>DD</sub> supply is switched off, the RTC cannot continue to work
- If the HSE clock divided by 32 is used as the RTC clock:
  - When in Stop2 or Standby mode, the RTC state is indeterminate.

## 4.2.12 Watchdog Clock

If the IWDG is started by either hardware option or software access, the LSI oscillator will be forced ON and cannot be disabled. After the LSI oscillator is stabilized, the clock is provided to the IWDG.

## 4.2.13 Clock Output (MCO)

The microcontroller clock output (MCO) capability allows the clock signal to be output onto the external MCO pin.

The corresponding GPIO port register must be configured for the corresponding function. The following 7 clock signals can be selected as the MCO clock:

- SYSCLK
- HSI



- **HSE**
- PLL
- LSI
- LSE(1)
- MSI

The clock selection is controlled by RCC\_CFG.MCO[2:0] bits.

The MCO output clock frequency division selection is realized by configuring the RCC\_CFG.MCOPRES[3:0] bits.

Note: MCO outputs LSE with a duty cycle of about of 50%±10%

# 4.3 RCC Registers

The RCC registers are accessible through AHB bus. The register descriptions are as follows.

## 4.3.1 RCC Register Overview

**Table 4-1 RCC Register Overview** 

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	-	0
000h	RCC_CTRL			Res	erved			PLLRDF	PLLEN		Rese	erved		CLKSSEN	HSEBP	HSERDF	HSEEN			•	HSI	CAL[	8:0]	•	•			HSIT	TRIM	[4:0]		HSIRDF	HSIEN
	Reset Value							0	0					0	0	0	0	1	0	0	0	0	0	1	0	1	1	0	0	0	0	0	0
004h	RCC_CFG	МС	COPF	RES[	3:0]	PLLMULFCT[4]	M	CO[2	:0]		USBPRES[1:0]		PLLMULFCT	[3:0]		PLLHSEPRES	PLLSRC		Keserved		APB2PRES[2:0]			APB1PRES[2:0]		AF	HBPR	ES[3	:0]	to sacatora acco	SCLKSTS[1:0]	[0:1]MSA 1/3	Serve w[1:0]
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0
008h	RCC_CLKINT		R	eserv	/ed		LSESSICLR	LSESSIEN	LSESSIF	CLKSSICLR	Reserved	BORICLR	PLLRDICLR	HSERDICLR	HSIRDICLR	LSERDICLR	LSIRDICLR	MSIRDICLR	MSIRDIEN	BORIEN	PLLRDIEN	HSERDIEN	HSIRDIEN	LSERDIEN	LSIRDIEN	CLKSSIF	MSIRDIF	BORIF	PLLRDIF	HSERDIF	HSIRDIF	LSERDIF	LSIRDIF
	Reset Value						0	0	0	0	F	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00Ch	RCC_APB2PRST						Rese	erved						SPI2RST	UARTSRST	UART4RST	-	Keserved	USARTIRST	TIM8RST	SPIIRST	TIMIRST		R	eserv	ed		IOPDRST	IOPCRST	IOPBRST	IOPAMPRST	Reserved	AFIORST
	Reset Value													0	0	0		_	0	0	0	0						0	0	0	0	1	0
010h	RCC_APB1PRST	OPAMPRST	Reserved	DACRST	PWRRST	,	Reserved	CANRST	UCDRRST	USBRST	12C2RST	I2CIRST	-	Keserved	USART3RST	USART2RST			Reserved			WWDGRST	TSCRST	TIM9RST	-	Reserved	COMPRST	TIM7RST	TIM6RST	TIM5RST	TIM4RST	TIM3RST	TIM2RST
	Reset Value	0		0	0			0	0	0	0	0			0	0						0	0	0			0	0	0	0	0	0	0
014h	RCC_AHBPCLKEN									R	eserv	ed									ADCEN	SACEN	Reserved	RNGCEN	-	Reserved	CRCEN	Reserved	FLITFEN	Reserved	SRAMEN	Reserved	DMAEN
	Reset Value																				0	0	R	0	f	~	0	R	1	R	1	R	0
018h	RCC_APB2PCLKEN						Rese	erved						SPIZEN	UARTSEN	UART4EN	-	Keserved	USARTIEN	TIM8EN	SPIIEN	TIMIEN			Reserved			IOPDEN	IOPCEN	IOPBEN	IOPAMPEN	Reserved	AFIOEN
	Reset Value													0	0	0			0	0	0	0						0	0	0	0		0




Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	-	0
01Ch	RCC_APB1PCLKEN	OPAMPEN	Reserved	DACEN	PWREN	Reserved		CANEN	Reserved	USBEN	12C2EN	I2C1EN		Reserved	USART3EN	USARTZEN		R	eserv	ed		WWDGEN	TSCEN	TIM9EN	AFECEN	COMPFILTEN	COMPEN	TIM7EN	TIM6EN	TIMSEN	TIM4EN	TIM3EN	TIMZEN
	Reset Value	0		0	0			0		0	0	0			0	0						0	0	0	1	0	0	0	0	0	0	0	0
020h	RCC_LDCTRL	Reserved	LDEMCRSTF	Reserved	BDRRSTF					Re	eserve	ed					LDSFTRST	RTCEN		R	eserv	ed		IO-11 ITSOTA	KICSEL[1:0]	December	Keserved	TSXSET	LSECLKSSF	LSECLKSSEN	LSEBP	LSERD	LSEEN
	Reset Value		0		0												0	0						0	0			0	0	0	0	0	0
024h	RCC_CTRLSTS	LPWRRSTF	WWDGRSTF	IWDGRSTF	SFTRSTF	PORRSTF	PINRSTF	MMURSTF	RMRSTF	RAMRSTF			M	ISITR	IM[7:	:0]					N	ISICA	.L[7:0	0]				MSIRANGE [2:0]	,	MSIRD	MSIEN	LSIRD	LSIEN
	Reset Value	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1	0	1	1	0	0
028h	RCC_AHBPRST									R	eserve	ed									ADCRST	SACRST	Reserved	RNGCRST				Re	eserve	d			
	Reset Value																				0	0	н	0									
02Ch	RCC_CFG2		Keserved	TIMCLKSEL	F	RNGCP	PRES[4:0] Reserved EN ADC1MPRES[4:0] ADC1MPRES[4:0] ADCPLLPRES[4:0]							0]	A	DCHF [3:0		;															
	Reset Value			0	0	0	0	0	0							0	0	0	1	1	1				0	0	0	0	0	0	0	0	0
030h	RCC_CFG3						Res	serve	:d						TRNGIMEN	TRNGIMSEL	Reserved	TI	RNG1	IMPR	ES[4	:0]	Reserved	UCDR300MSEL	USBXTALESS	UCDREN			Re	eserve	d		
	Reset Value														0	0		0	0	1	1	1		0	0	0							
034h	RCC_RDCTRL									R	eserve	ed									LCDRST	LPUARTRST	LPTIMRST	Reserved	CDEN	LPUARTEN	LPTIMEN	Reserved	LPUARTSEL	[1:0]	135MLLa 1	Lr IIMSEL [2:0]	
	Reset Value																				0	0	0		0	0	0		0	0	0	0	0
038h															Reser	ved																	
03Ch															Reser	ved																	
040h	RCC_PLLHSIPRE															Rese	erved															PLLSRCDIV	PLLHSIPRE
	Reset Value																												9 1			0	0
044h	SRAM_PARITY _CTRLSTS													Rese	erved													ERR2STS	ERR2RSTEN	ERR2IEN	ERRISTS	ERRIRSTEN	ERRIIEN
	Reset Value																											0	0	0	0	0	0

# 4.3.2 Clock Control Register (RCC\_CTRL)

Address offset: 0x00






Bit Field	Name	Description
31:26	Reserved	Reserved, the reset value must be maintained.
25	PLLRDF	PLL clock ready flag
		Set by hardware once PLL is ready.
		0: PLL is not ready
		1: PLL is ready
24	PLLEN	PLL enable
		Set and cleared by software. When entering the stop2 mode, it is cleared by hardware.
		This bit cannot be cleared when PLL is used as the system clock.
		When the HSI/HSE is used as the clock source for the PLL, the PLL will not be
		turned on until the HSI/HSE clock is ready.
		0: Disable PLL
		1: Enable PLL
23:20	Reserved	Reserved, the reset value must be maintained.
19	CLKSSEN	Clock security system enable
		Set and cleared by software.
		0: Disable the clock detector
		1: Enable the clock detector if the HSE oscillator is ready
18	HSEBP	External high-speed clock bypass enable
		Set and cleared by software. This bit can only be written when the HSE oscillator is
		disabled.
		0: Disable the bypass function of HSE oscillator
		1: Enable the bypass function of HSE oscillator
17	HSERDF	External high-speed clock ready flag
		Set by hardware once HSE is ready. This bit takes 6 HSE clock cycles to clear after
		the HSEEN bit is cleared.
		0: HSE is not ready
		1: HSE is ready
16	HSEEN	External high-speed clock enable
		Set and cleared by software. When entering the stop2 or standby mode, it is cleared
		by hardware. This bit cannot be cleared when HSE is used directly or indirectly as the
		system clock.
		0: Disable HSE oscillator
		1: Enable HSE oscillator
15:7	HSICAL[8:0]	Internal high-speed clock calibration value
		These bits are automatically initialized at startup.



Bit Field	Name	Description
6:2	HSITRIM[4:0]	Internal high-speed clock correction value
		Written by software. The values of these bits will be added to the HSICAL[8:0] bits in
		order to form the final value for calibrating the frequency of the internal HSI RC
		oscillator. The trimming step is around 28 kHz between two consecutive HSICAL
		steps, and the default value is 16, which can adjust the HSI to 16 MHz $\pm 1\%$ .
1	HSIRDF	Internal high-speed clock ready flag
		Set by hardware once HSI is stable. After the HSIEN bit is cleared, it takes 6 internal
		16 MHz oscillator clock cycles to go low.
		0: HSI is not ready
		1: HSI is ready
0	HSIEN	Internal high-speed clock enable
		Set and cleared by software. This bit cannot be cleared when HSI is used as the
		system clock. When returning from stop2 or standby mode or HSE failure occurs, set
		by hardware to enable the HSI oscillator. This bit cannot be reset if the HSI is used
		directly or indirectly as system clock.
		0: Disable HSI oscillator
		1: Enable HSI oscillator

# 4.3.3 Clock Configuration Register (RCC\_CFG)

Address offset: 0x04



Bit Field	Name	Description
31:28	MCOPRES[3:0]	MCO prescaler
		Set and cleared by software.
		0000: MCO clock divided by 1, the duty cycle is the same as clock source
		0001: MCO clock divided by 2, duty cycle 1/(frequency division factor * 2)
		0010: MCO clock divided by 3, duty cycle 1/(frequency division factor * 2)
		0011: MCO clock divided by 4, duty cycle 1/(frequency division factor * 2)
		0100: MCO clock divided by 5, duty cycle 1/(frequency division factor * 2)
		0101: MCO clock divided by 6, duty cycle 1/(frequency division factor * 2)
		0110: MCO clock divided by 7, duty cycle 1/(frequency division factor * 2)
		0111: MCO clock divided by 8, duty cycle 1/(frequency division factor * 2)
		1000: MCO clock divided by 2, duty cycle 50%
		1001: MCO clock divided by 4, duty cycle 50%



Bit Field	Name	Description
		1010: MCO clock divided by 6, duty cycle 50%
		1011: MCO clock divided by 8, duty cycle 50%
		1100: MCO clock divided by 10, duty cycle 50%
		1101: MCO clock divided by 12, duty cycle 50%
		1110: MCO clock divided by 14, duty cycle 50%
		1111: MCO clock divided by 16, duty cycle 50%
27	PLLMULFCT[4]	This bit is combined with bit[21:18] to form a PLL multiplication factor. Please
		refer to PLLMULFCT[3:0].
26:24	MCO[2:0]	Microcontroller clock output selection
		Set and cleared by software.
		0xx: no clock output
		001: select internal low-speed clock (LSI) output
		010: Select external low-speed clock (LSE) output
		011: Select internal multi-speed clock (MSI) output
		100: Select system clock (SYSCLK) output
		101: select internal high-speed clock (HSI) output
		110: select external high-speed clock (HSE) output
		111: Select PLL clock output
		Notice: This clock output may be truncated when starting and switching the MCO
		clock source.
		When the system clock is output to the MCO pin, the output clock frequency should
		not exceed 50MHz (the highest frequency of the I/O port).
23:22	USBPRES[1:0]	USB prescaler.
		Set or cleared by software to generate a 48MHz USB clock. The values of these
		bits must be valid before enabling the USB clock in the RCC APB1PCLKEN
		register.
		00: Divide the PLL clock by 1.5 as the USB clock
		01: The PLL clock is directly used as the USB clock
		10: Divide the PLL clock by 2 as the USB clock
		11: Divide the PLL clock by 3 as the USB clock
21:18	PLLMULFCT[3:0]	PLL multiplication factor (including bit 27)
		Written by software to define PLL multiplication factor. These bits can only be
		written when the PLL is disabled. The PLL output frequency must not exceed
		64MHz.
		00000: PLL input clock × 2
		00001: PLL input clock × 3
		00010: PLL input clock × 4
		00011: PLL input clock × 5
		00100: PLL input clock × 6
		00101: PLL input clock × 7
		00110: PLL input clock × 8
		00111: PLL input clock × 9



Bit Field	Name	Description
		01000: PLL input clock × 10
		01001: PLL input clock × 11
		01010: PLL input clock × 12
		01011: PLL input clock × 13
		01100: PLL input clock × 14
		01101: PLL input clock × 15
		01110: PLL input clock × 16
		01111: PLL input clock × 16
		10000: PLL input clock × 17
		10001: PLL input clock × 18
		10010: PLL input clock × 19
		10011: PLL input clock × 20
		10100: PLL input clock × 21
		10101: PLL input clock × 22
		10110: PLL input clock × 23
		10111: PLL input clock × 24
		11000: PLL input clock × 25
		11001: PLL input clock × 26
		11010: PLL input clock × 27
		11011: PLL input clock × 28
		11100: PLL input clock × 29
		11101: PLL input clock × 30
		11110: PLL input clock × 31
		11111: PLL input clock × 32
17	PLLHSEPRES	HSE prescaler for PLL input
		Set and cleared by software to divide HSE before PLL entry. This bit can only be
		written when PLL is disabled.
		0: HSE clock not divided
		1: HSE divided by 2
16	PLLSRC	PLL clock source
		Set and cleared by software to select PLL clock source. This bit can only be
		written when PLL is disabled.
		0: HSI clock selected as PLL input clock
		1: HSE clock selected as PLL input clock
15:14	Reserved	Reserved, the reset value must be maintained.
13:11	APB2PRES[2:0]	APB high-speed (APB2) prescaler
		Set and cleared by software to configure the division factor of APB2 clock
		(PCLK2). Make sure that PCLK2 does not exceed 32MHz.
		0xx: HCLK not divided
		100: HCLK divided by 2
		101: HCLK divided by 4
		110: HCLK divided by 8




Bit Field	Name	Description
		111: HCLK divided by 16
10:8	APB1PRES[2:0]	APB low-speed (APB1) prescaler
		Set and cleared by software to configure the division factor of APB1 clock
		(PCLK1). Make sure that PCLK1 does not exceed 16MHz.
		0xx: HCLK not divided
		100: HCLK divided by 2
		101: HCLK divided by 4
		110: HCLK divided by 8
		111: HCLK divided by 16
7:4	AHBPRES[3:0]	AHB prescaler
		Set and cleared by software to configure the division factor of the AHB clock
		(HCLK).
		0xxx: SYSCLK not divided
		1000: SYSCLK divided by 2
		1001: SYSCLK divided by 4
		1010: SYSCLK divided by 8
		1011: SYSCLK divided by 16
		1100: SYSCLK divided by 64
		1101: SYSCLK divided by 128
		1110: SYSCLK divided by 256
		1111: SYSCLK divided by 512
3:2	SCLKSTS[1:0]	System clock switching status
		Set and cleared by hardware to indicate which clock source is used as system clock
		00: The system clock comes from MSI
		01: The system clock comes from HSI
		10: The system clock comes from HSE
		11: The system clock comes from the PLL output
1:0	SCLKSW[1:0]	System clock switch
		Set and cleared by software to select the system clock source.
		Set by hardware to force HSI selection when exiting from the stop2 or standby
		mode, or when the HSE oscillator fails (RCC_CTRL.CLKSSEN is enabled).
		00: Select MSI as system clock
		01: Select HSI as system clock
		10: Select HSE as system clock
		11: Select PLL output as system clock

# 4.3.4 Clock Interrupt Register (RCC\_CLKINT)

Address offset: 0x08





Bit Field	Name	Description
31:27	Reserved	Reserved, the reset value must be maintained.
26	LSESSICLR	LSE Clock security system interrupt clear.
		This bit is set by software to clear the LSESSIF flag.
		0: No
		effect
		1: Clear LSESSIF flag
25	LSESSIEN	LSE Clock Security System (CSS) interrupt enable
		Set and cleared by software to enable/disable interrupt caused by LSE CSS
		detection.
		0: LSE CSS interrupt
		disabled
		1: LSE CSS interrupt enabled
24	LSESSIF	Clock security system interrupt flag
		Set by hardware when a failure is detected in the LSE. Cleared by software setting
		the LSESSICLR bit.
		0: No clock security interrupt caused by LSE clock failure
		1: Clock security interrupt caused by LSE clock failure
23	CLKSSICLR	Clock security system interrupt clear
		Set by the software to clear the CLKSSIF flag.
		0: No effect
		1: Clear the CLKSSIF flag
22	Reserved	Reserved, the reset value must be maintained.
21	BORICLR	BOR interrupt clear
		This bit is set by software to clear the BORIF flag.
		0: No effect
		1: BORIF cleared
20	PLLRDICLR	PLL ready interrupt clear
		Set by the software to clear the PLLRDIF flag.
		0: No effect
		1: Clear the PLLRDIF flag
19	HSERDICLR	HSE ready interrupt clear
		Set by the software to clear the HSERDIF flag.
		0: Not used
		1: Clear HSERDIF flag
18	HSIRDICLR	HSI ready interrupt clear



Bit Field	Name	Description
		Set by the software to clear the HSIRDIF flag.
		0: Not used
		1: Clear the HSIRDIF flag
17	LSERDICLR	LSE ready interrupt clear
		Set by the software to clear the LSERDIF flag.
		0: Not used
		1: Clear LSERDIF flag
16	LSIRDICLR	LSI ready interrupt clear
		Set by software to clear the LSIRDIF flag.
		0: Not used
		1: Clear the LSIRDIF flag
15	MSIRDICLR	MSI ready interrupt clear bit.
		Set by software to clear the MSIRDIF flag.
		0: not used
		1: Clear the MSIRDIF interrupt flag bit
14	MSIRDIEN	MSI ready interrupt enable bit.
		Set or cleared by software to enable or disable the MSI ready interrupt.
		0: Disable MSI ready interrupt
		1: Enable MSI ready interrupt
		MSIRDF triggers interrupt
13	BORIEN	BOR interrupt enable
		Set and cleared by software to enable/disable interrupt caused by BOR.
		0: BOR interrupt disabled
		1: BOR interrupt enabled
12	PLLRDIEN	PLL ready interrupt enable
		Set and cleared by software to enable and disable PLL ready interrupt
		0: Disable PLL ready interrupt
		1: Enable PLL ready interrupt
11	HSERDIEN	HSE ready interrupt enable
		Set and cleared by software to enable and disable HSE ready interrupt.
		0: Disable HSE ready interrupt
		1: Enable HSE Ready Interrupt
10	HSIRDIEN	HSI ready interrupt enable
		Set and cleared by software to enable and disable HSI ready interrupt.
		0: Disable HSI ready interrupt
		1: Enable HSI ready interrupt
9	LSERDIEN	LSE ready interrupt enable
		Set and cleared by software to enable and disable LSE ready interrupt.
		0: Disable LSE ready interrupt
		1: Enable LSE ready interrupt
8	LSIRDIEN	LSI ready interrupt enable
		Set and cleared by software to enable and disable LSI ready interrupt.




Bit Field	Name	Description					
		0: Disable LSI ready interrupt					
		1: Enable LSI ready interrupt					
7	CLKSSIF	Clock security system interrupt flag					
		Set by hardware when a failure is detected in the external HSE oscillator.					
		0: No clock security system interrupt caused by HSE clock failure					
		1: Clock security system interrupt caused by HSE clock failure					
6	MSIRDIF	MSI ready interrupt flag.					
		Hardware sets this bit when MSIRDIEN is set and the MSI clock is ready.					
		This bit is cleared by software by setting the MSIRDICLR bit.					
		0: No clock ready interrupt from MSI oscillator					
		1: MSI oscillator has generated a clock ready interrupt					
5	BORIF	BOR interrupt flag					
		This bit is set by hardware when BORIEN is set and the BOR falling edge is					
		triggered.					
		This bit is cleared by software by setting the BORICLR bit.					
		0: No BOR generates an interrupt					
		1: BOR generates an interrupt					
4	PLLRDIF	PLL ready interrupt flag					
		This bit is set by hardware when PLLRDIEN is set and PLL clock is ready.					
		This bit is cleared by software by setting the PLLRDICLR bit.					
		0: No clock ready interrupt caused by PLL lock					
		1: Clock ready interrupt caused by PLL lock					
3	HSERDIF	HSE ready interrupt flag					
		Set by hardware when HSERDIEN is set and the HSE clock is ready.					
		This bit is cleared by software by setting the HSERDICLR bit.					
		0: No clock ready interrupt caused by HSE oscillator					
		1: Clock ready interrupt caused by HSE oscillator					
2	HSIRDIF	HSI ready interrupt flag					
		Set by hardware when HSIRDIEN is set and the HSI clock is ready.					
		This bit is cleared by software by setting the HSERDICLR bit.					
		0: No clock ready interrupt caused by HSI oscillator					
		1: Clock ready interrupt caused by HSI oscillator					
1	LSERDIF	LSE ready interrupt flag					
		Set by hardware when LSERDIEN is set and the LSE clock is ready.					
		This bit is cleared by the software by setting the LSERDICLR bit.					
		0: No clock ready interrupt caused by LSE oscillator					
		1: Clock ready interrupt caused by LSE oscillator					
0	LSIRDIF	LSI ready interrupt flag					
		Set by the hardware when LSIRDIEN is set and the LSI clock is ready.					
		This bit is cleared by software by setting the LSIRDICLR bit.					
		0: No clock ready interrupt caused by LSI oscillator					
		1: Clock ready interrupt caused by LSI oscillator					



# 4.3.5 APB2 Peripheral Reset Register (RCC\_APB2PRST)

Address offset: 0x0c




Bit Field	Name	Description
31:20	Reserved	Reserved, the reset value must be maintained.
19	SPI2RST	SPI2 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset SPI2
18	UART5RST	UART5 reset
		Set and cleared by software.
		0: Clear the
		reset
		1: Reset UART5
17	UART4RST	UART4 reset
		Set and cleared by
		software.
		0: Clear the reset
		1: Reset UART4
16:15	Reserved	Reserved, the reset value must be maintained.
14	USART1RST	USART1 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset USART1
13	TIM8RST	TIM8 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM8 timer
12	SPI1RST	SPI1 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset SPI1
11	TIM1RST	TIM1 timer reset
		Set and cleared by software.



Bit Field	Name	Description
		0: Clear the reset
		1: Reset TIM1 timer
10:6	Reserved	Reserved, the reset value must be maintained.
5	IOPDRST	GPIO port D reset.
		Set or cleared by software.
		0: Clear the reset
		1: Reset GPIO port D
4	IOPCRST	GPIO port C reset.
		Set or cleared by software.
		0: Clear the reset
		1: Reset GPIO port C
3	IOPBRST	GPIO port B reset.
		Set or cleared by software.
		0: Clear the reset
		1: Reset GPIO port B
2	IOPAMPRST	GPIO port A reset.
		Set or cleared by software.
		0: Clear the reset
		1: Reset GPIO port A
1	Reserved	Reserved, the reset value must be maintained.
0	AFIORST	Alternate function IO reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset Alternate Function

# 4.3.6 APB1 Peripheral Reset Register (RCC\_APB1PRST)

Address offset: 0x10



Bit Field	Name	Description				
31	OPAMPRST	OPAMP interface reset.				
		Set or cleared by software.				
		0: Clear the reset				
		1: Reset the OPAMP interface				
30	Reserved	Reserved, the reset value must be maintained.				



Bit Field	Name	Description
29	DACRST	DAC interface reset.
		Set or cleared by software.
		0: Clear the reset
		1: Reset the DAC interface
28	PWRRST	Power interface reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset the power interface
27:26	Reserved	Reserved, the reset value must be maintained.
25	CANRST	CAN reset
		Set or cleared by software.
		0: Clear the reset
		1: Reset CAN
24	UCDRRST	UCDR reset.
		Set or cleared by software.
		0: clear the reset
		1: Reset UCDR
23	USBRST	USB reset.
		Set or cleared by software.
		0: clear the reset
		1: Reset USB
22	I2C2RST	I2C2 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset I2C2
21	I2C1RST	I2C1 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset I2C1
20:19	Reserved	Reserved, the reset value must be maintained.
18	USART3RST	USART3 reset.
		Set or cleared by software.
		0: clear the reset
		1: Reset USART3
17	USART2RST	USART2 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset USART2
16:12	Reserved	Reserved, the reset value must be maintained.
11	WWDGRST	Window watchdog reset
		Set and cleared by software.




Bit Field	Name	Description
		0: Clear the
		reset
		1: Reset window watchdog
10	Reserved	Reserved, the reset value must be maintained.
9	TIM9RST	TIM9 reset.
		Set or cleared by software.
		0: clear the reset
		1: Reset TIM9
8:7	Reserved	Reserved, the reset value must be maintained.
6	COMPRST	COMP reset
		Set and cleared by software.
		0: Clear the
		reset
		1: Reset COMP
5	TIM7RST	TIM7 timer reset.
		Set or cleared by software.
		0: clear the reset
		1: Reset the TIM7 timer
4	TIM6RST	TIM6 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM6 timer
3	TIM5RST	TIM5 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM5 timer
2	TIM4RST	TIM4 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM4 timer
1	TIM3RST	TIM3 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM3 timer
0	TIM2RST	TIM2 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM2 timer

# 4.3.7 AHB Peripheral Clock Enable Register (RCC\_AHBPCLKEN)

Address offset: 0x14






Bit Field	Name	Description				
31:13	Reserved	Reserved, the reset value must be maintained.				
12	ADCEN	ADC clock				
		enable				
		Set and cleared by software.				
		0: ADC clock disabled				
		1: ADC clock enabled				
11	SACEN	SAC clock enable				
		Set and cleared by				
		software.				
		0: SAC clock disabled				
		1: SAC clock enabled				
10	Reserved	Reserved, the reset value must be maintained.				
9	RNGCEN	RNGC clock enable				
		Set and cleared by software.				
		0: RNGC clock disabled				
		1: RNGC clock enabled				
8:7	Reserved	Reserved, the reset value must be maintained.				
6	CRCEN	CRC clock enable				
		Set and cleared by software.				
		0: CRC clock				
		disabled				
		1: CRC clock enabled				
5	Reserved	Reserved, the reset value must be maintained.				
4	FLITFEN	Flash interface circuit clock enable.				
		Set or cleared by software.				
		0: Disable the clock of the flash interface circuit				
		1: Enable the clock of the flash interface circuit				
3	Reserved	Reserved				
2	SRAMEN	SRAM interface clock enable				
		Set and cleared by software to disable/enable SRAM interface clock during Sleep				
		mode.				
		0: SRAM interface clock disabled during Sleep				
		mode.				
		1: SRAM interface clock enabled during Sleep mode				



Bit Field	Name	Description				
1	Reserved	Reserved, the reset value must be maintained.				
0	DMAEN	DMA clock enable				
		Set and cleared by software.				
		0: DMA clock disabled				
		1: DMA clock enabled				

## 4.3.8 APB2 Peripheral Clock Enable Register (RCC\_APB2PCLKEN)

Address offset: 0x18



Bit Field	Name	Description
31:20	Reserved	Reserved, the reset value must be maintained.
19	SPI2EN	SPI2 clock
		enable
		Set and cleared by
		software.
		0: SPI2 clock
		disabled
		1: SPI2 clock enabled
18	UART5EN	UART5clock enable
		Set and cleared by
		software.
		0: UART5 clock disabled
		1: UART5 clock enabled
17	UART4EN	UART4 clock enable
		Set and cleared by software.
		0: UART4 clock
		disabled
		1: UART4 clock enabled
16:15	Reserved	Reserved, the reset value must be maintained.
14	USART1EN	USART1 clock enable
		Set and cleared by
		software.
		0: USART1 clock disabled
		1: USART1 clock enabled



Bit Field	Name	Description
13	TIM8EN	TIM8 Timer clock enable
		Set and cleared by
		software.
		0: TIM8 timer clock disabled
		1: TIM8 timer clock enabled
12	SPI1EN	SPI1 clock enable
		Set and cleared by software.
		0: SPI1 clock disabled
		1: SPI1 clock enabled
11	TIM1EN	TIM1 timer clock enable
		Set and cleared by
		software.
		0: TIM1 timer clock disabled
		1: TIM1 timer clock enabled
10:6	Reserved	Reserved, the reset value must be maintained.
5	IOPDEN	IO Port D clock enable
		Set and cleared by software.
		0: IO Port D clock
		disabled
		1: IO Port D clock enabled
4	IOPCEN	IO Port C clock enable
		Set and cleared by software.
		0: IO Port C clock
		disabled
		1: IO Port C clock enabled
3	IOPBEN	IO Port B clock enable
		Set and cleared by software.
		0: IO Port B clock
		disabled
		1: IO Port B clock enabled
2	IOPAEN	IO Port A clock enable
		Set and cleared by
		software.
		0: IO Port A clock disabled
		1: IO Port A clock enabled
1	Reserved	Reserved, the reset value must be maintained.
0	AFIOEN	Alternate function IO clock enable
		Set and cleared by software.
		0: Alternate Function IO clock disabled
		1: Alternate Function IO clock enabled



# 4.3.9 APB1 Peripheral Clock Enable Register (RCC\_APB1PCLKEN)

Address offset: 0x1c

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OPAMPEN	Reserved	DACEN	PWREN	Rese	erved	CANEN	Reserved	USBEN	I2C2EN	I2C1EN	Rese	erved	USART3 EN	USART2 EN	Reserved
rw 15		rw	rw 12	11	10	rw 9	8	rw 7	rw 6	rw 5	4	3	rw 2	rw 1	0
	Rese	rved	1	WWDG EN	Reserved	TIM9EN	Reserved	COMP FILTEN	COMPEN	TIM7EN	TIM6EN	TIM5EN	TIM4EN	TIM3EN	TIM2EN
				rw		rw		rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description				
31	OPAMPEN	OPAMP clock enable.				
		Set or cleared by software.				
		0: Disable OPAMP clock				
		1: Enable OPAMP clock				
30	Reserved	Reserved, the reset value must be maintained.				
29	DACEN	DAC interface clock				
		enable				
		Set and cleared by software.				
		0: DAC interface clock disabled				
		1: DAC interface clock enable				
28	PWREN	Power interface clock enable				
		Set and cleared by software.				
		0: Power interface clock disabled				
		1: Power interface clock enable				
27:26	Reserved	Reserved, the reset value must be maintained.				
25	CANEN	CAN clock enable				
		Set and cleared by software.				
		0: CAN clock				
		disabled				
		1: CAN clock enabled				
24	Reserved	Reserved, the reset value must be maintained.				
23	USBEN	USB clock enable				
		Set and cleared by software.				
		0: USB clock				
		disabled				
		1: USB clock enabled				
22	I2C2EN	I2C2 clock enable				
		Set and cleared by software.				
		0: I2C2 clock				




Bit Field	Name	Description
		disabled
		1: I2C2 clock enabled
21	I2C1EN	I2C1 clock enable
		Set and cleared by software.
		0: I2C1 clock
		disabled
		1: I2C1 clock enabled
20:19	Reserved	Reserved, the reset value must be maintained.
18	USART3EN	USART3 clock enable
		Set and cleared by software.
		0: USART3 clock
		disabled
		1: USART3 clock enabled
17	USART2EN	USART2 clock enable
		Set and cleared by software.
		0: USART2 clock
		disabled
		1: USART2 clock enabled
16:12	Reserved	Reserved, the reset value must be maintained.
11	WWDGEN	Window watchdog clock enable
		Set and cleared by software.
		0: Window watchdog clock
		disabled
		1: Window watchdog clock enabled
10	Reserved	Reserved, the reset value must be maintained.
9	TIM9EN	TIM9 clock enable
		Set and cleared by software.
		0: TIM9 clock disabled
		1: TIM9 clock enabled
8	Reserved	Reserved, the reset value must be maintained.
7	COMPFILTEN	COMP Filter clock enable
		Set and cleared by software.
		0: COMP Filter clock disabled
		1: COMP Filter clock enabled
6	COMPEN	COMP clock enable
		Set and cleared by software.
		0: COMP clock
		disabled
		1: COMP clock enabled
5	TIM7EN	TIM7 timer clock enable
		Set and cleared by software.



Bit Field	Name	Description
		0: TIM7 clock
		disabled
		1: TIM7 clock enabled
4	TIM6EN	TIM6 timer clock enable
		Set and cleared by
		software.
		0: TIM6 clock disabled
		1: TIM6 clock enabled
3	TIM5EN	TIM5 timer clock enable
		Set and cleared by software.
		0: TIM5 clock
		disabled
		1: TIM5 clock enabled
2	TIM4EN	TIM4 timer clock enable
		Set and cleared by software.
		0: TIM4 clock
		disabled
		1: TIM4 clock enabled
1	TIM3EN	TIM3 timer clock enable
		Set and cleared by software.
		0: TIM3 clock
		disabled
		1: TIM3 clock enabled
0	TIM2EN	TIM2 timer clock enable
		Set and cleared by software.
		0: TIM2 clock
		disabled
		1: TIM2 clock enabled

# 4.3.10 LOW POWER Domain Control Register (RCC\_LDCTRL)

Address offset: 0x20



Bit Field	Name	Description
31	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description
30	LDEMCRSTF	Low power domain EMC reset flag.
		Set by hardware when a low-power domain EMC reset occurs, and cleared by
		software by writing the RCC_CTRLSTS.RMRSTF bit.
		0: No low power domain EMC reset occurred
		1: A low power domain EMC reset has occurred
29	Reserved	Reserved, the reset value must be maintained.
28	BORRSTF	BOR reset flag.
		Set by hardware when a BOR reset occurs and cleared by software by writing to the
		RCC_CTRLSTS.RMRSTF bit.
		0: No BOR reset occurred
		1: A BOR reset has occurred
27:17	Reserved	Reserved, the reset value must be maintained.
16	LDSFTRST	Low power domain software reset.
		Set or cleared by software.
		0: No effect
		1: Reset the entire low-power domain
15	RTCEN	RTC clock enable
		Set and cleared by software.
		0: Disable RTC clock
		1: Enable RTC clock
14:10	Reserved	Reserved, the reset value must be maintained.
9:8	RTCSEL[1:0]	RTC clock source selection
		Set by software to select RTC clock source. Once the RTC clock source is selected,
		it cannot be changed until the next low power domain is reset. These bits can be
		reset by setting the LDSFTRST bit.
		00: No clock
		01: LSE oscillator selected as RTC clock
		10: LSI oscillator selected as RTC clock
		11: HSE oscillator divided by 32 selected as RTC clock
7:5	Reserved	Reserved, the reset value must be maintained.
4	LSECLKSSF	LSE clock security system status.
		0: No LSE failure detected
		1: LSE failure detected
3	LSECLKSSEN	LSE clock security system enable bit.
		Set or cleared by software.
		0: Disable LSE clock detector
		1: If LSE is ready, enable LSE clock detector
2	LSEBP	External low-speed oscillator bypass
		In debug mode, set and cleared by software to bypass oscillator. This bit can only
		be written when the external low-speed oscillator is disabled.
		0: LSE oscillator not bypassed




Bit Field	Name	Description
		1: LSE oscillator bypassed
1	LSERD	External low-speed clock oscillator ready
		Set and cleared by hardware to indicate if the LSE oscillator is ready. After the
		LSEEN bit is cleared, LSERD goes low after 6 cycles of the LSE clock.
		0: External low-speed oscillator not ready
		1: External low-speed oscillator ready
0	LSEEN	External low-speed clock oscillator enable
		Set and cleared by software.
		0: Disable the external low-speed oscillator
		1: Enable the external low-speed oscillator.

Note: The RCC\_LDCTRL.LSEEN, RCC\_LDCTRL.LSEBP, RCC\_LDCTRL.RTCSEL and RCC\_LDCTRL.RTCEN bits are in the low power domain. Therefore, these bits are write-protected after reset and can only be changed after the PWR\_CTRL1.DRBP bit is set. These bits can only be cleared by a low-power domain reset. Any internal or external reset will not affect these bits.

# 4.3.11 Clock Control/Status Register (RCC\_CTRLSTS)

Address offset: 0x24

Reset value: 0x0C00246C



Bit Field	Name	Description
31	LPWRRSTF	Low power reset flag
		Set by hardware when a low-power management reset occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No low-power management reset occurred
		1: A low-power management reset occurred
30	WWDGRSTF	Window watchdog reset flag
		Set by hardware when a window watchdog reset occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No windowed watchdog reset occurred
		1: Window watchdog reset occurred
29	IWDGRSTF	Independent watchdog reset flag
		Set by hardware when an independent watchdog reset occurs
		Cleared by software by writing to the RMRSTF bit.
		0: No independent watchdog reset occurred




Bit Field	Name	Description
		1: Independent watchdog reset occurred
28	SFTRSTF	Software reset flag
		Set by hardware when a software reset occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No software reset occurred
		1: Software reset occurred
27	PORRSTF	Power-on/power-down reset flag
		Set by hardware when a power-on/power-down reset occurs
		Cleared by software by writing to the RMRSTF bit.
		0: No power on/power off reset occurred
		1: Power-on/power-off reset occurred
26	PINRSTF	External pin reset flag
		Set by hardware when a reset from the NRST pin occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No NRST pin reset occurred
		1: NRST pin reset occurred
25	MMURSTF	MMU reset flag
		Set by hardware when MMU reset occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No MMU reset occurred
		1: MMU reset occurred
24	RMRSTF	Clear the reset flag
		Set by the software to clear the reset flag.
		0: No effect
		1: Clear the reset flag
23	RAMRSTF	RAM reset flag.
		Set by hardware when a RAM reset occurs and cleared by software by writing to
		the RMRSTF bit.
		0: No RAM reset occurred
		1: A RAM reset has occurred
22:15	MSITRIM[7:0]	Internal medium-speed clock correction value.
		Written by software. The value of these bits will be added to MSICAL[7:0] to form
		the final calibration value used to calibrate the frequency of the internal MSI RC
		oscillator.
14:7	MSICAL[7:0]	Internal medium-speed clock calibration value.
		The value of these bits is automatically initialized when the system is powered on.
6:4	MSIRANGE[2:0]	MSI frequency range selection.
		A total of 7 frequencies are available for software selection
		000: 100kHz
		001: 200kHz
		010: 400kHz
		011: 800kHz



Bit Field	Name	Description
		100: 1MHz
		101: 2MHz
		110: 4MHz (default)
3	MSIRD	The internal medium-speed clock is ready.
		Hardware will be set to 1 after MSI is stable. This bit takes 6 internal MSI
		oscillator clock cycles to clear after the MSIEN bit is cleared.
		0: MSI not ready
		1: MSI is ready
2	MSIEN	Internal medium-speed clock enable bit.
		Set or cleared by software. This bit cannot be cleared when the MSI is directly or
		indirectly used as the system clock; when returning from Stop2 or Standby mode or
		when the HSE fails, the hardware will set it to 1 to start the MSI oscillator.
		0: Disable the MSI oscillator
		1: Enable the MSI oscillator
1	LSIRD	Internal low-speed oscillator ready
		Set and cleared by hardware to indicate if the internal RC 40 KHz oscillator is
		ready. After LSIEN is cleared, LSIRD goes low after 3 internal RC 40 KHz
		oscillator clock cycles.
		0: Internal 40KHz RC oscillator clock not ready
		1: Internal 40KHz RC oscillator clock ready
0	LSIEN	Internal low-speed oscillator enable
		Set and cleared by software.
		0: Disable the internal RC 40 kHz oscillator
		1: Enable the internal RC 40 kHz oscillator

# 4.3.12 AHB Peripheral Reset Register (RCC\_AHBPRST)

Address offset: 0x28




Bit Field	Name	Description
31:13	Reserved	Reserved, the reset value must be maintained.
12	ADCRST	ADC reset
		Set and cleared by
		software.



Bit Field	Name	Description
		0: Clear the reset
İ		1: Reset ADC
11	SACRST	SAC reset
1		Set and cleared by
İ		software.
İ		0: Clear the
1		reset
ı <u> </u>		1: Reset SAC
10	Reserved	Reserved, the reset value must be maintained.
9	RNGCRST	RNGC reset
İ		Set and cleared by
1		software.
1		0: Clear the
1		reset
ı <u> </u>		1: Reset RNGC
8:0	Reserved	Reserved, the reset value must be maintained.

# 4.3.13 Clock Configuration Register 2 (RCC\_CFG2)

Address offset: 0x2c



Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained.
29	TIMCLKSEL	TIM1/8 clock source selection
		Set and cleared by software.
		0: PCLK2 is selected as TIM1/8 clock source if APB2 prescaler is 1. Otherwise,
		PCLK2 × 2 is selected.
		1: SYSCLK input clock is selected as TIM1/8 clock source.
28:24	RNGCPRES[4:0]	RNGC prescaler.
		Software sets or clears these bits to configure the prescale factor for the RNGC
		clock.
		00000: SYSCLK is not divided
		00001: SYSCLK divided by 2
		00010: SYSCLK divided by 3




Bit Field	Name	Description			
		11110: SYSCLK divided by 31			
		11111: SYSCLK divided by 32			
23:18	Reserved	Reserved, the reset value must be maintained.			
17	ADC1MSEL	ADC 1M clock source selection.			
		Set or cleared by software.			
		0: Select HSI oscillator clock as the input clock of ADC 1M			
		1: Select HSE oscillator clock as the input clock of ADC 1M			
16:12	ADC1MPRES[4:0]	ADC 1M clock prescaler			
		Set and cleared by software to configure the division factor of ADC 1M clock			
		source.			
		00000: ADC 1M clock source not divided			
		00001: ADC 1M clock source divided by 2			
		00010: ADC 1M clock source divided by 3			
		11110: ADC 1M clock source divided by 31			
		11111: ADC 1M clock source divided by 32			
		Note: ADC clock must be configured to 1M			
11:9	Reserved	Reserved, the reset value must be maintained.			
8:4	ADCPLLPRES[4:0]	ADC PLL prescaler			
		Set and cleared by software to configure the division factor from the PLL clock to			
		the ADC.			
		0xxxx: ADC PLL clock is disabled			
		10000: PLL clock not divided			
		10001: PLL clock divided by 2			
		10010: PLL clock divided by 4			
		10011: PLL clock divided by 6			
		10100: PLL clock divided by 8			
		10101: PLL clock divided by 10			
		10110: PLL clock divided by 12			
		10111: PLL clock divided by 16			
		11000: PLL clock divided by 32			
		11001: PLL clock divided by 64			
		11010: PLL clock divided by 128			
		11011: PLL clock divided by 256			
		Others: PLL clock divided by 256			
3:0	ADCHPRES[3:0]	ADC HCLK prescaler			
		Set and cleared by software to configure the division factor from the HCLK clock			
		to the ADC.			
		0000: HCLK clock not divided			
		0001: HCLK clock divided by 2			
		0010: HCLK clock divided by 4			
		0011: HCLK clock divided by 6			



Bit Field	Name	Description	
		0100: HCLK clock divided by 8	
		0101: HCLK clock divided by 10	
		0110: HCLK clock divided by 12	
		0111: HCLK clock divided by 16	
		1000: HCLK clock divided by 32	
		Others: HCLK clock divided by 32	

# 4.3.14 Clock Configuration Register 3 (RCC\_CFG3)

Address offset: 0x30




Bit Field	Name	Description			
31:19	Reserved	Reserved, the reset value must be maintained.			
18	TRNG1MEN	TRNG analog interface clock enable.			
		Set or cleared by software.			
		0: Disable TRNG analog interface clock			
		1: Enable TRNG analog interface clock			
17	TRNG1MSEL	TRNG 1M clock selection.			
		Set or cleared by software.			
		0: Select HSI oscillator as TRNG 1M input clock			
		1: Select HSE oscillator as TRNG 1M input clock			
16	Reserved	Reserved, the reset value must be maintained.			
15:11	TRNG1MPRES[4:0]	TRNG 1M clock prescaler.			
		Software sets or clears these bits to generate the TRNG 1M clock.			
		00000: Reserved			
		00001: TRNG 1M clock source divided by 2, HSE must be selected as TRNG 1M			
		input clock			
		00010: TRNG 1M clock source divided by 4			
		00011: TRNG 1M clock source divided by 6			
		00100: TRNG 1M clock source divided by 8			
		11111: TRNG 1M clock source divided by 62			
		Notes: TRNG clock should be less than or equal to 4M after frequency division			
10	Reserved	Reserved, the reset value must be maintained.			
9	UCDR300MSEL	UCDR 300M clock source selection			



Bit Field	Name	Description			
		0: OSC300M			
		1: PLL VCO clock (288M)			
8	USBXTALESS	USB external crystal oscillator selection mode			
		0: USB has external crystal oscillator mode			
		1: USB without external crystal oscillator mode			
7	UCDREN	UCDR enable			
		0: UCDR bypass			
		1: UCDR enable			
6:0	Reserved	Reserved, the reset value must be maintained.			

# 4.3.15 Retention Domain Control Register (RCC\_RDCTRL)

Address offset: 0x34




Bit Field	Name	Description			
31:13	Reserved	Reserved, the reset value must be maintained.			
12	LCDRST	LCDreset.			
		Set or cleared by software.			
		0: clear reset			
		1: Reset LCD			
11	LPUARTRST	LPUART reset.			
		Set or cleared by software.			
		0: clear reset			
		1: Reset LPUART			
10	LPTIMRST	LPTIM reset.			
		Set or cleared by software.			
		0: clear reset			
		1: Reset LPTIM			
9	Reserved	Reserved, the reset value must be maintained.			
8	LCDEN	LCD clock enable.			
		Set or cleared by software.			
		0: Disable LCD clock			
		1: Enable LCD clock			
7	LPUARTEN	LPUART clock enable.			
		Set or cleared by software.			



Bit Field	Name	Description			
		0: Disable LPUART clock			
		1: Enable LPUART clock			
6	LPTIMEN	LPTIMclock enable.			
		Set or cleared by software.			
		0: Disable LPTIM clock			
		1: Enable LPTIM clock			
5	Reserved	Reserved, the reset value must be maintained.			
4:3	LPUARTSEL	LPUART clock source selection.			
		Set or cleared by software.			
		00: Select APB as input clock			
		01: Select the system clock as the input clock			
		10: Select HSI (16MHz) as input clock			
		11: Select LSE as input clock			
2:0	LPTIMSEL	LPTIM clock source selection.			
		Set or cleared by software.			
		000: select PCLK1 as input clock			
		001: Select LSI as input clock			
		010: Select HSI (16MHz) as input clock			
		011: Select LSE as input clock			
		100: Select COMP1 output as input clock			
		101: Select COMP2 output as input clock			
		Other values: Configuration not allowed			
		Notice:			
		When switching the clock source from COMP1/2 to other clock sources, it is			
		recommended to turn off COMP1/2 before switching.			

# 4.3.16 PLL and HSI Configuration Register (RCC\_PLLHSIPRE)

Address offset: 0x40




Bit Field	Name	Description		
31:2	Reserved	eserved, the reset value must be maintained.		
1	PLLSRCDIV	PLL clock source frequency division selection		
		0: No frequency division		
		1: 2 frequency division		



Bit Field	Name	Description	
0	PLLHSIPRE	HSI prescaler for PLL input	
		Set and cleared by software to divide HSI before PLL entry. This bit can be	
		written only when PLL is disabled.	
		0: HSI clock not divided	
		1: HSI clock divided by 2	

# 4.3.17 SRAM Control/Status Register (RCC\_SRAM\_CTRLSTS)

Address offset: 0x44



Bit Field	Name	Description			
31:6	Reserved	Reserved, the reset value must be maintained.			
5	ERR2STS	SRAM2 parity error status bit.			
		Software writes 1 to clear.			
		0: No parity error			
		1: There is a parity error			
4	ERR2RSTEN	SRAM2 parity error reset enable bit.			
		0: System reset when parity error detected			
		1: No system reset when parity error is detected			
3	ERR2IEN	SRAM2 parity error interrupt enable bit.			
		0: Trigger an interrupt when a parity error is detected			
		1: Not trigger an interrupt when a parity error is detected			
2	ERR1STS	SRAM1 parity error status bit.			
		Software writes 1 to clear.			
		0: no parity error			
		1: There is a parity error			
1	ERR1RSTEN	SRAM1 parity error reset enable bit.			
		0: System reset when parity error detected			
		1: No system reset when parity error is detected			
0	ERR1IEN	SRAM1 parity error interrupt enable bit.			
		0: Trigger an interrupt when a parity error is detected			
		1: Not trigger an interrupt when a parity error is detected			



### **5 GPIO And AFIO**

## 5.1 Summary

GPIO (General purpose input/output), and AFIO (Alternate-function input/output) are available for flexible pin configuration. The chip supports up to 64 GPIOs, which are divided into 4 groups (GPIOA/GPIOB/GPIOC/GPIOD). Each GPIO pin can be independently configured as an output, input or alternate peripheral function port. Except for the analog pins, other GPIO pins have high current capacity.

GPIO ports have the following characteristics:

- Each GPIO port can be individually configured into multiple modes by software
  - Input floating
  - Input pull-up
  - Input pull-down
  - Analog function
  - Open-drain output and pull-up/pull-down capality
  - Push-pull output and pull-up/pull-down capality
  - Push-pull alternate function and pull-up/pull-down capality
  - Open-drain alternate function and pull-up/pull-down capality
- Individual bit set or bit clear function
- All I/O supports external interrupt function
- All I/O supports low power mode wake-up, rising or falling edge configurable
  - 16 EXTI lines can be used to wake up from STOP2 mode, and all I/O can be reused as EXTI
  - PA8/PA0/PC13 can be used to wake up in STANDBY mode, the maximum I/O filter time is 5us
- Support software remapping I/O alternate function
- Support GPIO lock mechanism, reset the lock state to clear

Each I/O port bit can be programmed arbitrarily, but the I/O port registers must be accessed as 32-bit words (16-bit half-word or 8-bit byte access is not allowed). The figure below shows the basic structure of an I/O port.




Figure 5-1 Basic Structure Of I/O Port

# 5.2 I/O Function Description

## 5.2.1 I/O Mode Configuration

The I/O port mode can be configured through the registers  $GPIOx\_PMODE$ ,  $GPIOx\_POTYPE$  and  $GPIOx\_PUPD$  (x=A,B,C,D). The I/O configurations in different operation modes are shown in the following table:

PMODE[1:0]	POTYPE	PUPD[1:0]		I/O Configuration	
	0	0	0	General-purpose output push-pull	
	0	0	1	General-purpose output push-pull + pull-up	
	0	1	0	General-purpose output push-pull + pull-down	
01	0	1	1	Reserved	
01	1	0	0	General-purpose output open-drain	
	1	0	1	General-purpose output open-drain + pull-up	
	1	1	0	General-purpose output open-drain + pull-down	
	1	1	1	Reserved	
	0	0	0	Alternate function push-pull	
	0	0	1	Alternate function push-pull + pull-up	
10	0	1	0	Alternate function push-pull + pull-down	
	0	1	1	Reserved	
	1	0	0	Alternate function open-drain	

Table 5-1 I/O Port Configuration Table



PMODE[1:0]	POTYPE	PUPD[1:0]		I/O Configuration	
	1	0	1	Alternate function open-drain + pull-up	
	1	1	0	Alternate function open-drain + pull-down	
	1	1	1	Reserved	
	X	0	0	Input floating	
00	Х	0	1	Input pull-up	
00	Х	1	0	Input pull-down	
	Х	1	1	Reserved	
	Х	0	0	Analog	
11	х	0	1		
	Х	1	0	Reserved	
	Х	1	1		

The input and output characteristics of I/O under different configurations are shown in the following table:

**Table 5-2 Input And Output Characteristics Of Different Configurations** 

Feature	GPIO Input	GPIO Output	Analog	Alternate Function
Output buffer	Disabled	Enabled	Disabled	Configure according to peripheral functions
Schmitt trigger	Enabled	Enabled	Disabled, Output is forced to 0	Enabled
PULL UP/DOWN/FLOAT	Configurable	Configurable	Disabled	Configurable
OPEN DRAIN	Disabled	Configurable, GPIO outputs 0 when the output data is "0", and GPIO high impedance when "1"	Disabled	Configurable, GPIO outputs 0 when the output data is "0", and GPIO high impedance when "1"
PUSH PULL MODE	Disabled	Configurable, when the output data is "0", the GPIO outputs 0, and when the output data is "1", the GPIO outputs 1	Disabled	Configurable, GPIO outputs 0 when the output data is "0", and GPIO high impedance when "1"
Input data register (I/O status)	Readable	Readable	Reads out 0	Readable
Output data register(Output value)	Invalid	Readable and writable	Invalid	Readable


## **5.2.1.1** Input mode

When I/O port is configured in input mode:



- Schmitt trigger input is activated
- Whether the pull-up and pull-down resistors are connected depends on the configuration of the GPIOx\_PUPD register
- Output buffer is disabled
- The data appearing on the I/O pin is sampled into the input data register
- Read access to input data register provides the I/O status

Figure 5-2 Input Floating/Pull-Up/Pull-Down Configuration



#### **5.2.1.2** Output mode

When I/O port is configured as output mode:

- Schmidt trigger input is activated
- Whether the pull-up and pull-down resistors are connected depends on the configuration of the GPIOx\_PUPD register
- Output buffer is activated
  - Open-drain mode: '0' on the output datar egister activates N-MOS, and the pin outputs low level.


The '1' port on the output data register is placed in a high impedance state (P-MOS is never activated)

- Push-pull mode: '0' on the output datar egister activates N-MOS, and the pin outputs low level.
  - '1' on the output datar egister activates P-MOS, and the pin outputs high level.
- The data appearing on the I/O pin is sampled into the input data register



- Read access to input data register for I/O status
- The read access to the output data register gets the last written value

**Figure 5-3 Output Mode Configuration** 




### 5.2.1.3 Alternate function mode

When the I/O port is configured as alternate function mode:

- Schmidt trigger input is activated
- Whether the weak pull-up and pull-down resistors are connected depends on the configuration of the GPIO\_PUPD register
- In open-drain or push-pull configuration, the output buffer is controlled by the peripheral
- Signal-driven output buffer with built-in peripherals
- The data appearing on the I/O pin is sampled into the input data register
- Read access to input data register for I/O status





**Figure 5-4 Alternate Function Configuration** 

### 5.2.1.4 Analog Mode

When the I/O Port is programmed as analog mode:

- Schmitt trigger input is disabled and output value is forced to '0' (achieving zero consumption on each analog I/O pin)
- Pull-up and pull-down resistors are disabled
- When reading the input data register, the value is '0'
- Output buffer is disabled






Figure 5-5 High Impedance Analog Mode Configuration

### 5.2.2 Status After Reset

During and after reset, the alternate function is not turned on, and the I/O port is configured to analog function mode (GPIOx PMODE.PMODEx[1:0]=11b). But there are several exceptional signals:

- NRST has no GPIO function by default, analog pins, no digital control
- The default input pull-down of BOOT0 pin
- After reset, the SWD\_JTAG pins related to the debugging system are enabled by default, and put JTAG pin into
  input pull-up or pull-down mode
  - PA15: JTDI is placed in input pull-up mode
  - PA14: JTCK is placed in input pull-down mode
  - PA13: JTMS is placed in input pull-up mode
  - PB4: NJTRST is placed in input pull-up mode
  - PB3<sup>(1)</sup>: JTD0 is placed in push-pull output without pull-up/pull-down (low level)
- PC13, PC14, PC15:
  - PC13~15 are three pins in the LPR domain, and the default is analog mode when powered on for the first time

Note: Start Debug mode, PB3 outputs high level by default.

## 5.2.3 Individual Bit Setting and Bit Clearing

By writing '1' to the bit in the set register (GPIOx PBSC) and reset register (GPIOx PBC), the individual bit



operation of the data register (GPIOx\_POD) can be realized, and one or more bits can be set/reset. The bit written with '1' is set or cleared accordingly, and the bit not written with '1' will not be changed. The software does not need to disable interrupts, and is completed in a single APB2 write operation.

### 5.2.4 External Interrupt/Wake-Up Line

All ports have external interrupt capability, which can be configured in the EXTI module, and the port must be configured in input mode.

#### **5.2.5** Alternate Function

When the I/O port is configured in alternate function mode, the port bit configuration register (GPIOx\_AFL/GPIOx\_AFH) and output type register (GPIOx\_POTYPE configuration push-pull or open-drain) must be programmed before use, alternate input or output is determined by the peripheral.

#### 5.2.5.1 Clock Output MCO

The microcontroller allows to output the clock signal to the external MCO pin (PA8). PA8 must be configured for alternate push-pull output function mode.

#### 5.2.5.2 LPR Domain PC13/PC14/PC15 Function Remapping

The mode of PC14/PC15 is determined according to the following priority order:

- When LSE is enabled (RCC\_LDCTRL.LSEEN is set), PC14/PC15 pins will be forced to analog mode. If LSE is configured in external clock mode (RCC\_LDCTRL.LSEBP is set), PC14 is forced to analog mode, OSC32 OUT (PC15) can also be used for other purposes
- If LSE is not enabled, RTC timestamp is enabled (RTC\_CTRL.TSEN is set), and when PC14/PC15 is used as timestamp input (corresponding to register bit GPIOC\_AFH.AFSEL= AF9), PC14/PC15 is forced to input floating mode, and enter the timestamp for the RTC
- In STANDBY mode, PC14/PC15 automatically becomes input pull-down mode
- When not in the above three cases, PC14/PC15 is used as GPIO

When PC13 is used as the RTC pin, please refer to 14.3.8 chapter for specific configuration. If it is not used as an RTC pin, PC13 automatically becomes input pull-down mode in STANDBY mode, otherwise it is used as GPIO normally.

#### 5.2.5.3 HSE/LSE Pins Used As GPIO Ports

OSC\_IN and OSC\_OUT of HSE are mapped to PD14 and PD15 respectively, and OSC32\_IN and OSC32\_OUT of LSE are mapped to PC14 and PC15 respectively. If HSE or LSE is off, the corresponding pin can be used as GPIO. If HSE or LSE is on, the corresponding pin goes into analog mode and bypasses the GPIO configuration.

The crystal oscillator is configured as user external clock mode, the pin remains as clock input, and OSC\_OUT or OSC32\_OUT can still be used as normal GPIO.

#### 5.2.5.4 JTAG/SWD Alternate Function Remapping

The SWD-JTAG debug interface is enabled by default when the chip is powered on, and the debug interface is



mapped to the GPIO port, as shown in the following table.

Alternate Function	GPIO Port	Remap
JTMS/SWDIO	PA13	AF0
JTCK/SWCLK	PA14	AF0
JTDI	PA15	AF0
JTDO	PB3	AF0
NJTRST	PB4	AF0

If you need to use its GPIO function during debugging, you can change the above remapping configuration by setting the multiplexed remapping and debugging I/O configuration registers (GPIOx\_AFL or GPIOx\_AFH). See the table below.

**Table 5-3 Debug Port Image** 

	SWD-JTAG I/O Pin Allocation				
Possible Debug Ports	PA13/ JTMS/ SWDIO	PA14/ JTCK/ SWCLK	PA15/ JTDI	PB3/ JTDO	PB4/ NJTRST
Complete SWD-JTAG (JTAG-DP+SW-DP)	I/O is not	I/O is not	I/O is not	1/0: 1111	I/O is not
(reset state)	available	available	available	I/O is not available	available
Complete SWD-JTAG (JTAG-DP+SW-DP)	I/O is not	I/O is not	I/O is not	I/O is not available	I/O availabla
But there is no NJTRST.	available	available	available	I/O is not available	I/O avallable
Turn off JTAG-DP and enable SW-DP.	I/O is not	I/O is not	I/O available	I/O available	I/O available
Turn on TTAG-DF and chaole SW-DF.	available	available	1/O available	1/O available	I/O available
Turn off JTAG-DP and SW-DP.	I/O available	I/O available	I/O available	I/O available	I/O available

Since the JTAG pin is directly connected to the internal debug register (JTCK/SWCLK is directly connected to the clock terminal), it must be ensured that the JTAG input pin cannot be in a floating state. In order to avoid any uncontrolled IO levels, the input pins of JTAG are fixed with internal pull-up/pull-down:

• NJTRST: internal pull-up

• JTDI: internal pull-up

JTMS/SWDIO: internal pull-up

JTCK/SWCLK: internal pull-down

#### 5.2.5.5 ADC External Trigger Alternate Function Remapping

The external trigger source of injection conversion and regular conversion of ADC supports remapping. See alternate remapping and debug I/O configuration register (AFIO\_RMP\_CFG).

Table 5-4 ADC External Trigger Injection Conversion Alternate Function Remapping

Alternate Function	ADC_ETRI = 0	$ADC_ETRI = 1$
ADC external trigger	ADC external trigger injection conversion is connected to	ADC external trigger injection conversion and
injection conversion	EXTI (0 - 15).	TIM8_CH4 connection.



Table 5-5 ADC External Trigger Regular Conversion Alternate Function Remapping

Alternate Function	$ADC\_ETRR = 0$	$ADC\_ETRR = 1$
ADC external trigger	ADC external trigger regular conversion is connected to	ADC external trigger regular conversion and
rule conversion	EXTI (0 - 15).	TIM8_TRGO connection.

### 5.2.5.6 TIMx Alternate Function Remapping

### 5.2.5.6.1 TIM1 Alternate Function Remapping

**Table 5-6 TIM1 Alternate Function Remapping** 

Alternate Function	Pin	Remap
TIM1_ETR	PA12	AF2
TIM1_CH1	PA8	AF2
TIM1_CH2	PA9	AF2
TIM1_CH3	PA10	AF2
TIM1_CH4	PA11	AF2
TIM1 DVINI	PA6	AF5
TIM1_BKIN	PB12	AF5
	PB13	AF2
TIM1_CH1N	PA7	AF5
	PC13	AF2
	PB14	AF2
TIM1_CH2N	PB0	AF5
	PB6	AF7
TIM1_CH3N	PB15	AF2
	PB1	AF5
	PD14	AF2

## 5.2.5.6.2 TIM2 Alternate Function Remapping

**Table 5-7 TIM2 Alternate Function Remapping** 

Alternate Function	Pin	Remap
TV (2 DED	PA0	AF5
TIM2_ETR	PA15	AF2
TIM2 CHI	PA0	AF2
TIM2_CH1	PA15	AF5
TIM2_CH2	PA1	AF2
	PB3	AF2
TIM2_CH3	PA2	AF2
	PB10	AF2
TIM2_CH4	PB11	AF2



### 5.2.5.6.3 TIM3 Alternate Function Remapping

Table 5-8 TIM3 Alternate Function Remapping

Alternate Function	Pin	Remap
TIM3_ETR	PD2	AF2
	PA6	AF2
TIM3_CH1	PB4	AF2
	PC6	AF2
	PA7	AF2
TIM3_CH2	PB5	AF4
	PC7	AF2
TD 42 CH2	PB0	AF2
TIM3_CH3	PC8	AF2
TIM3_CH4	PB1	AF2
	PC9	AF2

### 5.2.5.6.4 TIM4 Alternate Function Remapping

**Table 5-9 TIM4 Alternate Function Remapping** 

Alternate Function	Pin	Remap
TIM4_CH1	PB6	AF2
TIM4_CH2	PB7	AF2
TIM4_CH3	PB8	AF2
TIM4_CH4	PB9	AF2

### 5.2.5.6.5 TIM5 alternate function remapping

Table 5-10 TIM5 alternate function remapping

Alternate function	Pin	Remap
TIM5_CH1	PA0	AF1
TIM5_CH2	PA1	AF7
TIM5_CH3	PA2	AF6
TIM5_CH4	PA3	AF7

### 5.2.5.6.6 TIM8 Alternate Function Remapping

**Table 5-11 TIM8 Alternate Function Remapping** 

Alternate Function	Pin	Remap
TIM8_ETR	PA0	AF7
TIM8_CH1	PC6	AF6
TIM8_CH2	PC7	AF6
TIM8_CH3	PC8	AF6
TIM8_CH4	PC9	AF6
TIM8_BKIN	PA6	AF6
TIM8_CH1N	PA7	AF6



Alternate Function	Pin	Remap
TIM8_CH2N	PB0	AF7
TIM8_CH3N	PB1	AF0

### 5.2.5.6.7 TIM9 Alternate Function Remapping

#### **Table 5-12 TIM9 Alternate Function Remapping**

Alternate Function	Pin	Remap
TIM9_ETR	PB2	AF1
TIM9_CH1	PB12	AF1
TIM9_CH2	PB13	AF1
TIM9_CH3	PB14	AF1
TIM9_CH4	PB15	AF1

### 5.2.5.7 LPTIM Alternate Function Remapping

Table 5-13 LPTIM Alternate Function Remapping

Alternate Function	Pin	Remap
I DED COL	PB5	AF2
LPTIM_IN1	PC0	AF0
LPTIM_IN2	PB7	AF5
	PC2	AF2
LPTIM_OUT	PB2	AF2
	PC1	AF0
LPTIM_ETR	PB6	AF8
	PC3	AF0

### 5.2.5.8 CAN Alternate Function Remapping

CAN signals can be mapped to port A and port B as shown in the table below.

**Table 5-14 CAN Alternate Function Remapping** 

Alternate Function	Pin	Remap
CAN_RX	PA11	AF1
	PB8	AF5
CAN_TX	PA12	AF1
	PB9	AF5

### 5.2.5.9 USARTx Alternate Function Remapping

### 5.2.5.9.1 USART1 Alternate Function Remapping

**Table 5-15 USART1 Alternate Function Remapping** 

Alternate Function	Pin	Remap
USART1_CTS	PA11	AF4
USART1_RTS	PA12	AF4
USART1_TX	PA4	AF1



Alternate Function	Pin	Remap
USART1_CTS	PA11	AF4
USART1_RTS	PA12	AF4
	PA9	AF4
	PB6	AF0
	PB8	AF0
	PA5	AF4
USART1_RX	PA10	AF4
	PB7	AF0
USART1_CK	PA8	AF4

## 5.2.5.9.2 USART2 Alternate Function Remapping

Table 5-16 USART2 Alternate Function Remapping

Alternate Function	Pin	Remap
	PA0	AF4
USART2_CTS	PA15	AF6
	PD3	AF0
LICADTA DTC	PA1	AF4
USART2_RTS	PB3	AF4
	PA2	AF4
USART2_TX	PB4	AF4
	PD14	AF4
USART2_RX	PA3	AF4
	PB5	AF6
	PD15	AF4
USART2_CK	PA4	AF4
	PA14	AF4

## 5.2.5.9.3 USART3 Alternate Function Remapping

Table 5-17 USART3 Alternate Function Remapping

Alternate Function	Pin	Remap
USART3_CTS	PB13	AF7
USART3_RTS	PB14	AF7
USART3_TX	PB10	AF0
	PC10	AF5
LICADES DV	PB11	AF5
USART3_RX	PC11	AF5
USART3_CK	PB12	AF4
	PC12	AF5



## 5.2.5.10 UARTx Alternate Function Remapping

## 5.2.5.10.1 UART4 Alternate Function Remapping

Table 5-18 UART4 Alternate Function Remapping

Alternate Function	Pin	Remap
UART4_TX	PB0	AF6
	PB14	AF6
	PC10	AF6
	PD13	AF6
UART4_RX	PB1	AF6
	PB15	AF6
	PC11	AF6
	PD12	AF6

### 5.2.5.10.2 UART5 alternate function remapping

#### Table 5-19 UART5 alternate function remapping

Alternate function	Pin	Remap
UART5_TX	PB4	AF6
	PB8	AF6
	PC12	AF6
UART5_RX	PB5	AF7
	PB9	AF6
	PD2	AF6

### 5.2.5.11 LPUART Alternate Function Remapping

#### **Table 5-20 LPUART Alternate Function Remapping**

Alternate Function	Pin	Remap
LPUART_CTS	PA6	AF4
	PB13	AF4
	PB1	AF7
I DIIADT DTC	PB12	AF2
LPUART_RTS	PB14	AF4
	PD2	AF0
	PA1	AF6
	PA4	AF6
I DIJADT TV	PB6	AF6
LPUART_TX	PB10	AF4
	PC4	AF2
	PC10	AF0
I DITADT DV	PA0	AF6
LPUART_RX	PA3	AF6



Alternate Function	Pin	Remap
LPUART_CTS	PA6	AF4
	PB13	AF4
	PB1	AF7
I DIJADT DTC	PB12	AF2
LPUART_RTS	PB14	AF4
	PD2	AF0
	PB7	AF6
	PB11	AF4
	PC5	AF2
	PC11	AF0

## **5.2.5.12 I2**C Alternate Function Remapping

## 5.2.5.12.1 I2C1 Alternate Function Remapping

**Table 5-21 I2C1 Alternate Function Remapping** 

Alternate Function	Pin	Remap
	PA4	AF7
	PA15	AF7
	PB6	AF1
I2C1_SCL	PB8	AF4
	PC0	AF7
	PC4	AF7
	PD13	AF7
	PA5	AF7
	PA14	AF7
	PB7	AF1
I2C1_SDA	PB9	AF4
	PC1	AF7
	PC5	AF7
	PD12	AF7
I2C1_SMBA	PB5	AF1



# 5.2.5.12.2 I2C2 Alternate Function Remapping

Table 5-22 I2C2 Alternate Function Remapping

Alternate Function	Pin	Remap
	PA3	AF5
	PA9	AF6
I2C2_SCL	PB10	AF6
	PB13	AF5
	PD15	AF6
	PA2	AF5
	PA8	AF6
1262 SDA	PA10	AF6
I2C2_SDA	PB11	AF6
	PB14	AF5
	PD14	AF6
I2C2_SMBA	PA8	AF1
	PB12	AF8

## 5.2.5.13 SPI/I2S Alternate Function Remapping

## 5.2.5.13.1 SPI1 Alternate Function Remapping

**Table 5-23 SPI1 Alternate Function Remapping** 

Alternate Function	Pin	Remap
	PA4	AF0
CDI1 12C1 NGC WG	PA8	AF5
SPI1_I2S1_NSS_WS	PB6	AF4
	PD7	AF6
	PA5	AF0
CDI 1201 CCLV CV	PA10	AF0
SPI1_I2S1_SCLK_CK	PB3	AF1
	PD4	AF5
	PA0	AF0
CRIT 1201 MICO MCK	PA6	AF0
SPI1_I2S1_MISO_MCK	PB4	AF1
	PD5	AF5
	PA7	AF0
SPI1_I2S1_MOSI_SD	PB5	AF0
	PD6	AF5



## 5.2.5.13.2 SPI2/I2S2 Alternate Function Remapping

Table 5-24 SPI2/I2S2 Alternate Function Remapping

Alternate Function	Pin	Remap
	PA13	AF5
CDI2 12C2 NICC WIC	PA15	AF1
SPI2_I2S2_NSS_WS	PB12	AF0
	PC6	AF5
	PA10	AF5
	PB6	AF5
SPI2_I2S2_SCLK_CK	PB13	AF0
	PC7	AF5
	PD12	AF5
SPI2_I2S2_MISO_MCK	PA11	AF0
	PB14	AF0
	PC8	AF5
SPI2_I2S2_MOSI_SD	PA12	AF0
	PB15	AF0
	PC9	AF5

## 5.2.5.14 COMP Alternate Function Remapping

## 5.2.5.14.1 COMP1 Alternate FunctionRemapping

**Table 5-25 COMP1 Alternate Function Remapping** 

Alternate Function	Pin	Remap
COMP1_OUT	PA0	AF8
	PA11	AF7
	PB6	AF9
	PB8	AF7

### 5.2.5.14.2 COMP2 Alternate Function Remapping

**Table 5-26 COMP2 Alternate Function Remapping** 

Alternate Function	Pin	Remap
COMP2_OUT	PA2	AF7
	PA6	AF7
	PA7	AF7
	PA12	AF7
	PA14	AF8
	PB9	AF7



## **5.2.5.15 EVENTOUT Alternate Function Remapping**

### **Table 5-27 EVENTOUT Alternate Function Remapping**

Alternate Function	Pin	Remap
EVENTOUT	PA0~PA13	AF3
	PA15	AF3
	PB0~PB15	AF3
	PC0~PC7	AF3
	PC9~PC13	AF3
	PD2	AF3
	PD12~PD13	AF3

### 5.2.5.16 RTC Alternate Function Remapping

### **Table 5-28 RTC Alternate Function Remapping**

Alternate Function	Pin	Remap
RTC_REFIN	PB15	AF9

## 5.2.5.17 LCD Alternate Function Remapping

#### **Table 5-29 LCD Alternate Function Remapping**

Alternate Function	Pin	Remap
COM0	PA8	AF10
COM1	PA9	AF10
COM2	PA10	AF10
COM3	PA15	AF11
COIVIS	PB9	AF10
COM4 <sup>(1)</sup>	PD4 <sup>(1)</sup>	AF10
COM4	PC10 <sup>(1)</sup>	AF10
COM5 <sup>(1)</sup>	PD5 <sup>(1)</sup>	AF10
COM3	PC11 <sup>(1)</sup>	AF10
COM6 <sup>(1)</sup>	PD6 <sup>(1)</sup>	AF10
COMO	PC12 <sup>(1)</sup>	AF10
COM7 <sup>(1)</sup>	PD7 <sup>(1)</sup>	AF10
COM/ <sup>CO</sup>	PD2 <sup>(1)</sup>	AF10
SEG0~SEG2	PA1~PA3	AF10
SEG3~SEG4	PA6~PA7	AF10
SEG5~SEG6	PB0~PB1	AF10
SEG7~SEG9	PB3~PB5	AF10
SEG10~SEG15	PB10~PB15	AF10
SEG16	PB8	AF10
SEG17	PA15	AF10
SEG18~SEG27	PC0~PC9	AF10
SEG28~SEG30 <sup>(1)</sup>	PC10~PC12 <sup>(1)</sup>	AF10



Alternate Function	Pin	Remap
	PD4~PD6 <sup>(1)</sup>	AF10
SEG31 <sup>(1)</sup>	PD2 <sup>(1)</sup>	AF10
SEGIL	PD7 <sup>(1)</sup>	AF10
SEG32~SEG33	PD0~PD1	AF10
SEG34	PD3	AF10
SEG35	PC13	AF10
SEG36~SEG39	PD8~PD11	AF10
SEG40~SEG42 <sup>(1)</sup>	PD4~PD6 <sup>(1)</sup>	AF10
	PC10~PC12 <sup>(1)</sup>	AF10
SEG43 <sup>(1)</sup>	PD7 <sup>(1)</sup>	AF10
	PD2 <sup>(1)</sup>	AF10

1. Due to the difference of the chip version, the corresponding pins of COM4~COM7, SEG28~SEG31, SEG40~SEG43 are different. It can be judged according to the second character of the 8-bit code in the last line of the chip silk screen:

**Table 5-30 LCD Pin Mapping Function Distinction** 

Pin Name	Version B	Version C/Version D
COM4	PD4	PC10
COM5	PD5	PC11
COM6	PD6	PC12
COM7	PD7	PD2
SEG28	PC10	PD4
SEG29	PC11	PD5
SEG30	PC12	PD6
SEG31	PD2	PD7
SEG40	PD4	PC10
SEG41	PD5	PC11
SEG42	PD6	PC12
SEG43	PD7	PD2

# **5.2.6 I/O Configuration of Peripherals**

#### Table 5-31 ADC/DAC

ADC/DAC Pin	GPIO Configuration
ADC	Analog mode
DAC	Analog mode

### Table 5-32 TIM1/TIM8

TIM1/TIM8 Pin	Configuration	PAD Configuration Mode
TIM1/8_CHx	Input capture channel x	Input floating
	Output channel x	Push-pull alternate output



TIM1/TIM8 Pin	Configuration	PAD Configuration Mode
TIM1/8_CHxN	Complementary output channel x	Push-pull alternate output
TIM1/8_BKIN	Brake input	Input floating
TIM1/8 ETR	External trigger clock input	Input floating

#### Table 5-33 TIM2/3/4/5/9

TIM2/3/4/5/9 Pin	Configuration	PAD Configuration Mode
TIM2/2/4/5/0 CH	Input capture channel x	Input floating
TIM2/3/4/5/9_CHx	Output channel x	Push-pull alternate output
TIM2/3/4/5/9_ETR	External trigger clock input	Input floating

#### Table 5-34 LPTIM

LPTIM Pin	PAD Configuration Mode
LPTIM_INx	Input floating
LPTIM_OUT	Push-pull alternate output
LPTIM_ETR	Input floating

#### Table 5-35 CAN

CAN Pin	GPIO Configuration
CAN_TX	Push-pull alternate output
CAN_RX	Input floating or input pull-up

#### Table 5-36 USART

USART Pin	Configuration	GPIO Configuration
LICADT TV	full duplex transmissions	Push-pull alternate output
USARTx_TX	Half duplex synchronous mode	Push-pull alternate output
LICADT. DV	full duplex transmissions	Input floating or input pull-up
USARTx_RX	Half duplex synchronous mode	Unused, can be used as general I/O.
USARTx_CK	Synchronous mode	Push-pull alternate output
USARTx_RTS	Hardware flow control	Push-pull alternate output
USARTx_CTS	Hardware flow control	Input floating or input pull-up

#### Table 5-37 UART

USAR Pin	Configuration	GPIO Configuration
UARTx_TX	full duplex transmissions	Push-pull alternate output
	Half duplex synchronous mode	Push-pull alternate output
UARTx_RX	full duplex transmissions	Input floating or input pull-up
	Half duplex synchronous mode	Unused, can be used as general I/O.

#### Table 5-38 LPUART

LPUSART Pin	Configuration	GPIO Configuration
LPUART_TX	Digital output	Push-pull alternate output
LPUART_RX	Digital input	Push-pull alternate output



LPUSART Pin	Configuration	GPIO Configuration
LPUART_CTS	Hardware flow control	Input floating or input pull-up
LPUART_RTS	Hardware flow control	Push-pull alternate output

#### **Table 5-39 I2C**

I2C Pin	Configuration	GPIO Configuration
I2Cx_SCL	I2C clock	Open-drain alternate output
I2Cx_SDA	I2C data	Open-drain alternate output
I2Cx_SMBA	SMBA data	Push-pull alternate output

#### Table 5-40 SPI-I2S

SPI-I2S Pin	Configuration	GPIO Configuration
	Master mode	Push-pull alternate output
SPIx_I2Sx_MOSI_SD		Input floating or input pull-up or push-
	Slave mode	pull alternate output
	Master mode	Input floating or input pull-up or push-
SPIx_I2Sx_MISO_MCK	Master mode	pull alternate output
	Slave mode	Push-pull alternate output
SPIx I2Sx NSS WS	Master mode	Push-pull alternate output
SPIX_I2SX_NSS_WS	Slave mode	Push-pull alternate output
SPIx_I2Sx_SCK_CK	Master mode	Push-pull alternate output
	Slave mode	Push-pull alternate output

#### Table 5-41 USB

USB Pin	GPIO Configuration
USB_DM	Once the USB module is enabled, these pins are automatically
USB_DP	connected to the internal USB transceiver

#### Table 5-42 JTAG/SWD

JTAG/SWD Pin	Configuration	GPIO Configuration
JTMS/SWDIO	Input pull-up	Push-pull alternate output + pull-up
JTCK/SWCLK	Pull-down output	Push-pull alternate output + pull-up
JTDI	Input pull-up	Push-pull alternate output + pull-up
JTDO	Output	Push-pull alternate output
NJTRST	Input pull-up	Push-pull alternate output + pull-up

#### Table 5-43 Other

Pin	Alternate Function	GPIO Configuration
EVENT_OUT	EVENT OUT	Push-pull alternate output
COMPx_OUT	COMP	Push-pull alternate output
MCO	clock output	Push-pull alternate output
LCD_COMx	LCD common output	Analog mode
LCD_SEGx	LCD segment output	Analog mode



Pin	Alternate Function	GPIO Configuration
EXTI Input Line	External interrupt input	Input floating or input pull-up or input
EXTI Input Line	External interrupt input	pull-down

### 5.2.7 GPIO Locking Mechanism

The locking mechanism is used to freeze the I/O configuration to prevent accidental changes. When a lock (LOCK) procedure is performed on a port bit, the configuration of the port cannot be changed until the next reset, refer to the port configuration lock register GPIOx PLOCK.

- PLOCKK, that is, GPIOx\_PLOCK [16], becomes 1 only after the correct sequence w1-> w0-> w1-> r0 (r0 here is also a must). After that, it becomes 0 only if the system reset is performed. GPIOx\_PLOCK.PLOCK[15:0] can only be modified at GPIOx\_PLOCK.PLOCKK=0.
- The lock sequence to set GPIOx\_PLOCK.PLOCKK bit, w1-> w0-> w1-> r0 will be valid only if the value (1 or 0) in GPIOx\_PLOCK.PLOCK [15:0] does not change during this sequence. The GPIOx\_PLOCK.PLOCKK bit will not be set if the value in GPIOx\_PLOCK.PLOCK [15:0] changes during this sequence.
- As long as GPIOx\_PLOCK.PLOCKK=0 and GPIOx\_PLOCK.PLOCKx=0 or 1, all configuration and alternate
  function bits can be modified. When GPIOx\_PLOCK.PLOCKK=1 but GPIOx\_PLOCK.PLOCK[x]=0, the
  corresponding configuration and alternate function bits corresponding to GPIOx\_PLOCK.PLOCK[x]=0 can be
  modified.
- Only when GPIOx\_PLOCK.PLOCKK=1 and GPIOx\_PLOCK.PLOCK[x]=1, the configurations corresponding to GPIOx\_PLOCK.PLOCK[x]=1 are locked and can not be modified.
- If the lock sequence operation is wrong, then it must be redone (w1-> w0-> w1-> r0) to initiate the lock operation again.

## 5.3 GPIO Register

These peripheral registers must be operated as 32-bit words.

## 5.3.1 GPIO Register Overview

GPIOA base address: 0x40010800

GPIOB base address: 0x40010C00

GPIOC base address: 0x40011000

GPIOD base address: 0x40011400

**Table 5-44 GPIO Register Overview** 

Offset	Regi	ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	GPIOx_l	PMODE	0.1321	rMODE15[1:0]	). 114F14F1.6	rMODE14[1:0]	PMODE13[1-0]	17	PMODE12[1:0]		PMODE11[1-0]	word in	13011407	PMODE10[1:0]	PMODE9[1:0]		_	rMODEs[1:0]	rate of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the contract of the co	PMODEO/[1:0]	1101401	PMODE6[1:0]	-	MODEUS	-	4[1:		rMODEU3[1:0]		rMODE2[1:0]	PMODE01[1.0]	.1]10	PMODE0[1:0]	
	Reset Value	x=A	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Email: sales@nsing.com.sg




			<u> </u>		l _	1	Τ.	l						_	-	T1	_	1	l					_			1	ı	<b>I</b>	ı	<b>I</b>		
Offset	Reg	gister	31	. 30	. 29	. 28	-	. 26	. 25	. 24	. 23	. 22	21	. 20	61	. 18	17	16	15	41	. 13	. 12		. 10	6 .	8	7	9		4	3	. 2	- 0
		x=B	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0	1	1	1	1	1 1
		x=C	0	0	0	0		0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
		x=D	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 ∞	1	1 9	1	1	1	1	0 0
004h	GPIOx_	POTYPE		POT15   POT16   POT17   POT17   POT17   POT17   POT17   POT17   POT17   POT17   POT17   POT17   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   POT5   PO									POT1																				
	Reset	Value		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0									0 0																				
008h	GPIO	Ox_SR								Dan	erved								SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1
00811	Reset	Value								Kes	ei veu								1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
	GPIOx	c_PUPD	TO 1351 CHILD	PUPD15[1:0]		PUPD14[1:0]		PUPD13[1:0]	10-11/C1/DITIO	r Or D12[1:0]	יטיוווים וות	[6:1]117151	to Horizon	rorpioli:0]	F11PD9F1-01	[0:1](7:10.1		PUPD8[1:0]	100000000000000000000000000000000000000	PUPD7[1:0]	10:112Cat1a	rorDo[1:0]	In Prince 11.01	rorD2[1:0]	FOLLANDERING	r0rD4[1:0]	to the section	PUPD3[1:0]		PUPDZ[1:0]	to the state of	r0rD1[1:0]	PUPD0[1:0]
00Ch		x=A	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
	Reset Value	х=В	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0 0
	reset value	x=C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
		x=D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1 0
010h	GPIC	x_PID								Pos	erved								PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8	PID7	PID6	PID5	PID4	PID3	PID2	PID1
01011	Reset	Value								ices	ici ved								х	х	x	x	x	x	x	x	х	х	х	х	х	x	x x
014h	GPIO	x_POD								Res	served								POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8	POD7	POD6	POD5	POD4	POD3	POD2	POD1
	Reset	Value											0 0																				
	GPIO	x_PBSC	PBC15	PBC15 PBC14 PBC13 PBC10 PBC10 PBC10 PBC9 PBC9 PBC9 PBC6 PBC6 PBC7						PBC2	PBCI	PBC0	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10	PBS9	PBS8	PBS7	PBS6	PBS5	PBS4	PBS3	PBS2	PBS1						
018h	Reset	Value	0									0	0	0	0 0																		
01Ch	GPIOx <sub>2</sub>	_PLOCK		PLOCKK PLOCKI3 PLOCKI3 PLOCKI4 PLOCKI1 PLOCKI1 PLOCKI1 PLOCKI1 PLOCKI0 PLOCKI7								PLOCK5	PLOCK4	PLOCK3	PLOCK2	PLOCK1																	
	Reset	Value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
020h	GPIO	x_AFL	А	FSE	L7[3:	0]	A	FSEL	6[3:0	)]	A	FSEI	.5[3:0	)]	A	FSEI	L4[3:	0]	А	AFSEI	L3[3:0	D]	A	FSEI	.2[3:0	0]	А	.FSEI	L1[3:	0]	Al	FSEL	0[3:0]
	Reset Value	x=A,C,D	1	1	1	1	1	1	1	1	1	1	1	1	1 1	l	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
		x=B	1	1	1	1	1	1	1	1	1	1	1	1	0 (	)	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1 1
024h	GPIO	x_AFH	A	AFSEL15[3:0] AFSEL14[3:0] AFSEL13[3:0]							0]	AI	FSEL	.12[3	:0]	A	FSEL	.11[3:	0]	AI	FSEL	10[3:	0]	А	FSEI	L9[3:	0]	Al	FSEL	8[3:0]			
	Reset Value	x=A	0							0	0	1 1	l	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1			
	Keset value	x=B,C,D	1	1	1	1	1	1	1	1	1	1	1	1	1 1	l	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
028h	GPIO	x_PBC								Pec	erved								PBC15	PBC14	PBC13	PBC12	PBC11	PBC10	PBC9	PBC8	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1
02011	Reset	Value								ices	ici ved								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
02Ch	GPIC	Ox_DS	101151100	DS15[1:0]  DS14[1:0]  DS13[1:0]  DS11[1:0]  DS10[1:0]  DS8[1:0]  DS8[1:0]  DS7[1:0]							[0:1]0SU	[0:13530]	[0:1]cer	10.111.01	DS4[1:0]	20 23000	DS3[1:0]		DSZ[1:0]	20.00	[0:1]18U	DS0[1:0]											
	Reset	Value	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0 1



## 5.3.2 GPIO Mode Description Register (GPIOx PMODE)

Address: 0x00

Reset value: 0xABFF FFFF (x=A); 0xFFFF FEBF (x=B); 0xFFFF FFFF (x=C); 0xFFFF FFFC (x=D)




Bit Field	Name	Description
31:30	PMODEy[1:0]	Mode bits for port x ( $y = 015$ )
29:28		00: Input mode
27:26		01: General output mode
25:24		10: Alternate function mode
23:22		11: Analog function mode (state after reset)
21:20		
19:18		
17:16		
15:14		
13:12		
11:10		
9:8		
7:6		
5:4		
3:2		
1:0		

## 5.3.3 GPIO Type Definition (GPIOx POTYPE)

Address: 0x04

Reset value:  $0x0000\ 0000\ (x=A,B,C,D)$ 



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained




Bit Field	Name	Description
15:0	РОТу	Output mode bits for port x $(y = 015)$
		0: Output push-pull mode (state after reset)
		1: Output open-drain mode

## 5.3.4 GPIO Port Slew Rate Configuration Register (GPIOx SR)

Address: 0x08

Reset value: 0x0000 FFFF (x=A,B,C,D)




Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	SRy	Toggle rate configuration bits y for port GPIOx ( $y = 015$ )
		These bits can only be read or written as 16-bit words.
		0: Fast slew rate
		1: Slow slew rate

# 5.3.5 GPIO Pull-Up/Pull-Down Description Register (GPIOx\_PUPD)

Address: 0x0C

Reset value:  $0x6400\ 0000\ (x=A);\ 0x0000\ 0100\ (x=B);\ 0x0000\ 0000\ (x=C);\ 0x0000\ 0002\ (x=D)$ 



Bit Field	Name	Description
31:30	PUPDy[1:0]	Mode bits for port $x (y = 015)$
29:28		00: No pull-up, pull-down
27:26		01: Pull-up
25:24		10: Pull-down
23:22		11: Reserved
21:20		
19:18		
17:16		




Bit Field	Name	Description
15:14		
13:12		
11:10		
9:8		
7:6		
5:4		
3:2		
1:0		

## **5.3.6** GPIO Input Data Register (GPIOx\_PID)

Address: 0x10

Reset value: 0x0000 0000 (x=A,B,C,D)



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	PIDy	Port input data $(y = 015)$
		These bits are read-only and can only be read in the form of 16-bit words, and the read
		value is the state of the corresponding I/O port.

# 5.3.7 GPIO Output Data Register (GPIOx\_POD)

Address: 0x14

Reset value: 0x0000 0000 (x=A,B,C,D)

31															16
	1	'	'		'	ı	Rese	rved		l	ı	ı		•	'
	-						l			1	l				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	PODy	Port output data ( $y = 015$ )
		These bits can only be read or written as 16-bit words. For $GPIOx_PBSC$ ( $x = AD$ ),
		the corresponding POD bits can be independently set/cleared.



# 5.3.8 GPIO Bit Set/Clear Register (GPIOx\_PBSC)

Address: 0x18

Reset value: 0x0000 0000 (x=A,B,C,D)


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PBC15	PBC14	PBC13	PBC12	PBC11	PBC10	PBC9	PBC8	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
w 15	w 14	w 13	w 12	w 11	w 10	w 9	w 8	w 7	w 6	w 5	w 4	w 3	w 2	w 1	w 0
PBS15	PBS14	PBS13	PBS12	PBS11	PBS10	PBS9	PBS8	PBS7	PBS6	PBS5	PBS4	PBS3	PBS2	PBS1	PBS0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bit Field	Name	Description
31:16	PBCy	Clear bit y of port GPIOx ( $y = 015$ )
		These bits can only be written and operated as words (16 bits).
		0: Does not affect the corresponding PODy bit
		1: Clear the corresponding PODy bit to 0
		Note: if the corresponding bits of PBSy and PBCy are set at the same time, the PBSy
		bit works.
15:0	PBSy	Set bit y of port GPIOx $(y = 015)$
		These bits can only be written and operated as words (16 bits).
		0: Does not affect the corresponding PODy bit
		1: Set the corresponding PODy bit to 1

# 5.3.9 GPIO Configuration Lock Register (GPIOx\_PLOCK)

Address: 0x1C

Reset value: 0x0000 0000 (x=A,B,C,D)



Bit Field	Name	Description
31:17	Reserved	Reserved, the reset value must be maintained
16	PLOCKK	Lock key. This bit can be read at any time, and it can only be modified by the key lock
		write sequence.
		0: Port configuration lock key is activated
		1: The port configuration lock key is activated, and the GPIOx_PLOCK register is
		locked before the next system reset. The write sequence of the lock key:
		Write 1 -> write 0 -> write 1 -> read 0 -> read 1




Bit Field	Name	Description
		The last reading can be omitted, but it can be used to confirm that the lock key has
		been activated.
		Note: the value of PLOCK[15:0] cannot be changed when the writing sequence of
		lock key is operated. Any error in the operation key writing sequence will not activate
		the key.
15:0	PLOCKy	Configuration lock bit y of port GPIOx ( $y = 015$ )
		These bits are readable and writable but can only be written when the PLOCKK bit is
		0.
		0: Do not lock the configuration of the port
		1: Lock the configuration of the port

# **5.3.10** GPIO Alternate Function Low Register (GPIOx\_AFL)

Address: 0x20

Reset value: 0xFFFF FFFF (x=A,C,D); 0xFFF0 0FFF (x=B)




Bit Field	Name	Description
31:28	AFSELy[3:0]	Alternate function configuration bits y for port GPIOx (y = $07$ )
27:24		0000: AF0
23:20		0001: AF1
19:16		0010: AF2
15:12		0011: AF3
11:8		0100: AF4
7:4		0101: AF5
3:0		0110: AF6
		0111: AF7
		1000: AF8
		1001: AF9
		1010: AF10
		1011: AF11
		1100: AF12
		1101: AF13
		1110: AF14
		1111: AF15 (No alternate function)



# 5.3.11 GPIO Alternate Function High Register (GPIOx\_AFH)

Address: 0x24

Reset value: 0x000F FFFF (x=A); 0xFFFF FFFF (x=B,C,D)




Bit Field	Name	Description
31:28	AFSELy[3:0]	Alternate function configuration bits y for port GPIOx $(y = 815)$
27:24		0000: AF0
23:20		0001: AF1
19:16		0010: AF2
15:12		0011: AF3
11:8		0100: AF4
7:4		0101: AF5
3:0		0110: AF6
		0111: AF7
		1000: AF8
		1001: AF9
		1010: AF10
		1011: AF11
		1100: AF12
		1101: AF13
		1110: AF14
		1111: AF15 (No alternate function)

# 5.3.12 GPIO Bit Clear Register (GPIOx\_PBC)

Address: 0x28

Reset value: 0x0000 0000 (x=A,B,C,D)





Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	PBCy	Clear bit y of port GPIOx $(y = 015)$
		These bits can only be written and operated as words (16 bits).
		0: Does not affect the corresponding PODy bit
		1: Clear the corresponding PODy bit to 0

## 5.3.13 GPIO Driver Strength Configuration Register (GPIOx\_DS)

Address: 0x2C

Reset value: 0x555555555 (x=A,B,C,D)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
DS15	5[1:0]	DS14	DS14[1:0] DS13[1:0]				1 2[1:0]	DS11	[1:0]	DS10	0[1:0]	DS9	[1:0]	DS8[1:0]		
15	w 14	13	w 12	11	w 10	9	w 8	7	w 6	5	w 4	3 rv	w 2	rw 1 0		
DS7	[1:0]	DS6	[1:0]	DS5	[1:0]	DS4	DS4[1:0]		DS3[1:0]		[1:0]	DS1	[1:0]	DS0[1:0]		
rv	rw rw		r	w	r	w	r	w	r	W	r	N	rv	v		

Bit Field	Name	Description
31:30	DSy[1:0]	Port GPIOx drive capability configuration bits y $(y = 015)$
29:28		00: 2mA
27:26		01: 8mA
25:24		10: 4mA
23:22		11: 12mA
21:20		
19:18		
17:16		
15:14		
13:12		
11:10		
9:8		
7:6		
5:4		
3:2		
1:0		

# **5.4** AFIO Register

# **5.4.1 AFIO Register Overview**

AFIO base address: 0x40010000




#### **Table 5-45 AFIO Register Overview**

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	1	0
000h	AFIO_RMP_CFG		SPII_NSS SPI2_NSS ADC_ETRI ADC_ETRI ADC_ETRI ADC_ETRI												EXTL_ETRR[3:0]																	
	Reset Value																0	0	0	0	0	0	0	0	0 0	0	0					
004h	AFIO_EXTI_CFGI			Reserved EXTI2[1:0]												EX 112[ 1:0]	Reserved EXTII[1:0]			EXTII[1:0]	Reserved	EXTI0[1:0]										
	Reset Value			0										0			0	0			0	0		0	0							
008h	AFIO_EXTI_CFG2		Reserved EXTI7[1:0]												EXTI5[1:0] Reserved																	
	Reset Value																			0	0			0	0			0	0		0	0
00Ch	AFIO_EXTI_CFG3		EXTI11[1:0]  Reserved  Reserved											EXT19[1:0]	Reserved	EXTI8[1:0]																
	Reset Value										0	0			0	0			0	0		0	0									
010h	AFIO_EXTI_CFG4									Res	serv	ed								EVT114[1.0]	For Pour von		Keserved	10.11411.01	EX1114[1:0]	-	Keserved		EXT113[1:0]	Reserved	EXT112[1:0]	1
	Reset Value													0	0			0	0			0	0		0	0						

# 5.4.2 AFIO Mapping Configuration Control Register (AFIO\_RMP\_CFG)

Address: 0x00




Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained
11	SPI1_NSS	NSS mode selection bit of SPI1 (NSS is configured in AFIO push-pull mode)
		0: NSS is in a high-impedance state when idle
		1: NSS is high when idle
10	SPI2_NSS	NSS mode selection bit of SPI2 (NSS is configured in AFIO push-pull mode)
		0: NSS is in a high-impedance state when idle



Bit Field	Name	Description
		1: NSS is high when idle
9	ADC_ETRI	ADC injection conversion external trigger remapping
		This bit can be set to '1' or '0' by software. It controls the trigger input connected
		to the external trigger for ADC injection conversion.
		0: ADC injection conversion external trigger is connected to EXTI (0-15)
		1: ADC injection conversion external trigger is connected to TIM8_CH4.
8	ADC_ETRR	ADC regular conversion external trigger remapping
		This bit can be set to '1' or '0' by software. It controls the trigger input connected
		to the ADC regular conversion external trigger.
		0: ADC regular conversion external trigger is connected to EXTI (0-15)
		1: ADC regular conversion external trigger is connected to TIM8_TAGO
7:4	EXTI_ETRI[3:0]	Select interrupt line injection to convert external trigger remapping
3:0	EXTI_ETRR[3:0]	Select interrupt line regular to convert external trigger remapping

# **5.4.3** AFIO External Interrupt Configuration Register 1 (AFIO\_EXTI\_CFG1)

Address: 0x04



Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained
13:12	EXTI3[1:0]	00: PA3 pin
		01: PB3 pin
		10: PC3 pin
		11: PD3 pin
11:10	Reserved	Reserved, the reset value must be maintained
9:8	EXTI2[1:0]	00: PA2 pin
		01: PB2 pin
		10: PC2 pin
		11: PD2 pin
7:6	Reserved	Reserved, the reset value must be maintained
5:4	EXTI1[1:0]	00: PA1 pin
		01: PB1 pin
		10: PCl pin
		11: PD1 pin
3:2	Reserved	Reserved, the reset value must be maintained




Bit Field	Name	Description
1:0	EXTI0[1:0]	00: PA0 pin
		01: PB0 pin
		10: PC0 pin
		11: PD0 pin

# 5.4.4 AFIO External Interrupt Configuration Register 2 (AFIO\_EXTI\_CFG2)

Address: 0x08

Reset value: 0x0000 0000




Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained
13:12	EXTI7[1:0]	00: PA7 pin
		01: PB7 pin
		10: PC7 pin
		11: PD7 pin
11:10	Reserved	Reserved, the reset value must be maintained
9:8	EXTI6[1:0]	00: PA6 pin
		01: PB6 pin
		10: PC6 pin
		11: PD6 pin
7:6	Reserved	Reserved, the reset value must be maintained
5:4	EXTI5[1:0]	00: PA5 pin
		01: PB5 pin
		10: PC5 pin
		11: PD5 pin
3:2	Reserved	Reserved, the reset value must be maintained
1:0	EXTI4[1:0]	00: PA4 pin
		01: PB4 pin
		10: PC4 pin
		11: PD4 pin

# 5.4.5 AFIO External Interrupt Configuration Register 3 (AFIO\_EXTI\_CFG3)

Address: 0x0C






Bit field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained
13:12	EXTI11[1:0]	00: PA11 pin
		01: PB11 pin
		10: PC11 pin
		11: PD11 pin
11:10	Reserved	Reserved, the reset value must be maintained
9:8	EXTI10[1:0]	00: PA10 pin
		01: PB10 pin
		10: PC10 pin
		11: PD10 pin
7:6	Reserved	Reserved, the reset value must be maintained
5:4	EXTI9[1:0]	00: PA9 pin
		01: PB9 pin
		10: PC9 pin
		11: PD9 pin
3:2	Reserved	Reserved, the reset value must be maintained
1:0	EXTI8[1:0]	00: PA8 pin
		01: PB8 pin
		10: PC8 pin
		11: PD8 pin

# 5.4.6 AFIO External Interrupt Configuration Register 4 (AFIO\_EXTI\_CFG4)

Address: 0x10



Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained
13:12	EXTI15[1:0]	00: PA15 pin



Bit Field	Name	Description
		01: PB15 pin
		10: PC15 pin
		11: PD15 pin
11:10	Reserved	Reserved, the reset value must be maintained
9:8	EXTI14[1:0]	00: PA14 pin
		01: PB14 pin
		10: PC14 pin
		11: PD14 pin
7:6	Reserved	Reserved, the reset value must be maintained
5:4	EXTI13[1:0]	00: PA13 pin
		01: PB13 pin
		10: PC13 pin
		11: PD13 pin
3:2	Reserved	Reserved, the reset value must be maintained
1:0	EXTI12[1:0]	00: PA12 pin
		01: PB12 pin
		10: PC12 pin
		11: PD12 pin



# **6 Interrupts And Events**

## **6.1 Nested Vector Interrupt Register**

#### **Features**

- 66 maskable interrupt channels (excluding 16 Cortex®-M4F interrupt lines).
- 16 programmable priority levels (using 4-bit interrupt priority);
- Low-latency exception and interrupt handling;
- Power management control;
- Implementation of system control registers;

The nested vectored interrupt controller (NVIC) is closely linked to the processor core, enabling low latency interrupt processing and efficient processing of late interrupts. The nested vectored interrupt controller manages interrupts including core exceptions.

### 6.1.1 SysTick Calibration Value Register

The system tick calibration value is fixed at 8000. When the system tick clock is set to 8MHz (the maximum value of HCLK/8), 1ms time base is generated.

## **6.1.2 Interrupt and Exception Vectors**

**Table 6-1 Vector Table** 

Position	Priority	Priority type	Name	Description	Address
-	-	-	-	Reserved	0x0000_0000
-	-3	Fixed	Reset	Reset	0x0000_0004
-	-2	Fixed	NMI	Non-maskable interrupt. RCC clock security system (CSS) is connected to the NMI vector.	0x0000_0008
-	-1	Fixed	HardFault	All types of errors (fault)	0x0000_000C
-	0	Settable	MemManage	Memory management	0x0000_0010
-	1	Settable	BusFault	Prefetch means failure. Memory access failed	0x0000_0014
-	2	Settable	UsageFault	Undefined instruction or illegal status	0x0000_0018
-	-	-	-	Reserved	0x0000_001C ~0x0000_002B
-	3	Settable	SVCall	System services invoked by SWI directives	0x0000_002C
-	4	Settable	DebugMonitor	Debug monitor	0x0000_0030
-	-	-	-	Reserved	0x0000_0034



Position	Priority	Priority type	Name	Description	Address
-	5	Settable	PendSV	System services that can be suspended	0x0000_0038
-	6	Settable	SysTick	System tick timer	0x0000_003C
0	7	Settable	WWDG	Window timer interrupt	0x0000_0040
1	8	Settable	PVD	Power supply voltage detection (PVD) interrupt connected to EXTI line 16	0x0000_0044
2	9	Settable	RTC_TAMPER_STAMP	RTC timestamp interrupt connected to EXTI line 19	0x0000_0048
3	10	Settable	RTC_WKUP	Real time clock (RTC) wake up interrupt connected to EXTI line 20	0x0000_004C
4	11	Settable	FLASH	Flash global interrupt	0x0000_0050
5	12	Settable	RCC	Reset and clock control (RCC) interrupt	0x0000_0054
6	13	Settable	EXTI0	EXTI line 0 interrupt	0x0000_0058
7	14	Settable	EXTI1	EXTI line 1 interrupt	0x0000_005C
8	15	Settable	EXTI2	EXTI line 2 interrupt	0x0000_0060
9	16	Settable	EXTI3	EXTI line 3 interrupt	0x0000_0064
10	17	Settable	EXTI4	EXTI line 4 interrupt	0x0000_0068
11	18	Settable	The DMA channel 1	DMA channel 1 global interrupt	0x0000_006C
12	19	Settable	The DMA channel 2	DMA channel 2 global interrupt	0x0000_0070
13	20	Settable	The DMA channel 3	DMA channel 3 global interrupt	0x0000_0074
14	21	Settable	The DMA channel 4	DMA channel 4 global interrupt	0x0000_0078
15	22	Settable	The DMA channel 5	DMA channel 5 global interrupt	0x0000_007C
16	23	Settable	The DMA channel 6	DMA channel 6 global interrupt	0x0000_0080
17	24	Settable	The DMA channel 7	DMA channel 7 global interrupt	0x0000_0084
18	25	Settable	The DMA channel 8	DMA channel 8 global interrupt	0x0000_0088
19	26	Settable	ADC	ADC global interrupt	0x0000_008C
20	27	Settable	USB_HP	USB high priority interrupt	0x0000_0090
21	28	Settable	USB_LP	USB low priority interrupt	0x0000_0094
22	29	Settable	COMP	COMP1/COMP2 interrupt connected to EXTI line 21/22	0x0000_0098
23	30	Settable	EXTI9_5	EXTI line [9:5] interrupt	0x0000_009C
24	31	Settable	TIM1_BRK	TIM1 brake interrupt	0x0000_00A0
25	32	Settable	TIM1_UP	TIM1 update interrupt	0x0000_00A4
26	33	Settable	TIM1_TRG_COM	TIM1 triggers and communication interrupt	0x0000_00A8
27	34	Settable	TIM1_CC	TIM1 capture comparison interrupt	0x0000_00AC
28	35	Settable	TIM2	TIM2 global interrupt	0x0000_00B0
29	36	Settable	TIM3	TIM3 global interrupt	0x0000 00B4



Position	Priority	Priority type	Name	Description	Address
30	37	Settable	TIM4	TIM4 global interrupt	0x0000_00B8
31	38	Settable	I2C1_EV	I2C1 event interrupt	0x0000_00BC
32	39	Settable	I2C1_ER	I2C1 error interrupt	0x0000_00C0
33	40	Settable	I2C2_EV	I2C2 event interrupt	0x0000_00C4
34	41	Settable	I2C2_ER	I2C2 error interrupt	0x0000_00C8
35	42	Settable	SPI1	SPI1 global interrupt	0x0000_00CC
36	43	Settable	SPI2	SPI2 global interrupt	0x0000_00D0
37	44	Settable	USART1	USART1 global interrupt	0x0000_00D4
38	45	Settable	USART2	USART2 global interrupt	0x0000_00D8
39	46	Settable	USART3	USART3 global interrupt	0x0000_00DC
40	47	Settable	EXTI15_10	EXTI line [15:10] interrupt	0x0000_00E0
41	48	Settable	RTC Alarm	RTC alarm interrupt connected to EXTI line 18	0x0000_00E4
42	49	Settable	USBWKUP	USB wake up failure interrupt connected to EXTI line 17	0x0000_00E8
43	50	Settable	TIM8_BRK	TIM8 brake failure	0x0000_00EC
44	51	Settable	TIM8_UP	TIM8 update interrupt	0x0000_00F0
45	52	Settable	TIM8_TRG_COM	TIM8 triggers and communication interrupt	0x0000_00F4
46	53	Settable	TIM8_CC	TIM8 capture comparison interrupt	0x0000_00F8
47	54	Settable	UART4	UART4 global interrupt	0x0000_00FC
48	55	Settable	UART5	UART5 global interrupt	0x0000_0100
49	56	Settable	LPUART	LPUART global interrupt	0x0000_0104
50	57	Settable	TIM5	TIM5 global interrupt	0x0000_0108
51	58	Settable	TIM6	TIM6 global interrupt	0x0000_0118
52	59	Settable	TIM7	TIM7 global interrupt	0x0000_011C
53	60	Settable	CAN_TX	CAN send interrupt	0x0000_0120
54	61	Settable	CAN_RX0	CAN receives 0 interrupt	0x0000_0124
55	62	Settable	CAN_RX1	CAN receive 1 interrupt	0x0000_0128
56	63	Settable	CAN_SCE	CAN SCE interrupt	0x0000_012C
57	64	Settable	LPUART_WKUP	LPUART wake up interrupt connected to EXTI line 23	0x0000_0130
58	65	Settable	LPTIM_WKUP	LPTIM wake up interrupt connected to EXTI line 24	0x0000_0134
59	66	Settable	LCD	LCD global interrupt connected to EXTI line 26	0x0000_0138
60	67	Settable	SAC	SAC global interrupt	0x0000_013C
61	68	Settable	MMU	MMU golbal interrupt	0x0000_0140
62	69	Settable	Reserved	Reserved	0x0000_0144



Position	Priority	Priority type	Name	Description	Address
63	70	Settable	RAMC_PERR	RAM verification error interrupt	0x0000_0148
64	71	Settable	TIM9	TIM9 global interrupt	0x0000_014C
65	72	Settable	UCDR	UCDR error interrupt	0x0000_0150

# 6.2 Extended Interrupt/Event Controller (EXTI)

#### 6.2.1 Introduction

The extended interrupt/event controller contains 27 edge detection circuits that generate interrupt/event triggers. Each input line can be independently configured with pulse or pending input types, and 3 trigger event types including rising edge, falling edge or double edge, which can also be independently shielded. Interrupt requests that hold the state line in the pending register can be cleared by writing '1' in the corresponding bit of the pending register.

#### 6.2.2 Main Features

The main features of EXTI controller are as follows:

- Support 27 software interrupt/event requests.
- Interrupts/events corresponding to each input line can be configured to trigger or mask independently.
- Each interrupt line has an independent state bit.
- Support for pulse or pending input types.
- 3 trigger events are supported: rising edge, falling edge, and double edge.
- Can wake up MCU to exit low power mode.




Figure 6-1 External Interrupt/Event Controller Block Diagram

## **6.2.3 Functional Description**

The EXTI contains 27 interrupt lines, 16 lines from I/O pins and 11 lines from internal modules. To generate interrupts, the NVIC interrupt channel of the extended interrupt controller must be configured to enable the appropriate interrupt lines. Select rising edge, falling edge, or double edges trigger event types by edge trigger configuration registers EXTI\_RT\_CFG and EXTI\_FT\_CFG, and write '1' to the corresponding bit of interrupt masking register EXTI\_IMASK to allow interrupt requests. When a preset edge trigger polarity is detected on the external interrupt line, an interrupt request is generated and the corresponding pending bit is set to '1'. Writing '1' to the corresponding bit of the pending register clears the interrupt request.

To generate events, the corresponding event line must be configured and enabled. According to the desired edge detection polarity, set up the rise/fall edge trigger configuration register, while writing '1' in the corresponding bit of the event masking register to allow interrupt requests. When a preset edge occurs on an event line, an event request pulse is generated and the corresponding pending bit is not set to '1'.

In addition, interrupt/event requests can also be generated by software by writing a '1' in the software interrupt/event register.



- Hardware interrupt configuration, select and configure 27 lines as interrupt sources as required:
- Configure the mask bit (EXTI IMASK) for 27 interrupt lines.
- Configure the Trigger Selection bits of the selected interrupt line (EXTI\_RT\_CFG and EXTI\_FT\_CFG);
- Configure the enable and mask bits of the NVIC interrupt channel corresponding to the external interrupt controller so that the requests in the 27 interrupt lines can be correctly responded to.
- Hardware event configuration: Select 27 lines as event sources as required:
- Configure the mask bit (EXTI\_EMASK) for 27 event lines.
- Configure the Trigger Selection bits for the selected event line (EXTI\_RT\_CFG and EXTI\_FT\_CFG).
- Software interrupt/event configuration, select 27 lines as software interrupt/event lines as required:
- Configure 27 interrupt/event line mask bits (EXTI\_IMASK and EXTI\_EMASK).
- Configure the request bit of the software interrupt event register (EXTI\_SWIE).

### 6.2.4 EXTI Line Mapping





Figure 6-2 External Interrupt Generic I/O Mapping

To configure external interrupts/events on the GPIO line using AFIO\_EXTI\_CFGy, the AFIO clock must be enabled first. Universal I/O ports are connected to 16 external interrupt/event lines as shown above. The connection mode of the other 11 EXTI lines is as follows:

- EXTI line 16 is connected to the PVD output
- EXTI line 17 is connected to the USB wake up event





- EXTI line 18 is connected to the RTC alarm
- EXTI line 19 is connected to the RTC timestamp event
- EXTI line 20 is connected to the RTC Wake up event
- EXTI line 21 is connected to the COMP1 output
- EXTI line 22 is connected to the COMP2 output
- EXTI line 23 is connected to the LPUART wake up interrupt
- EXTI line 24 is connected to the LPTIM wake up interrupt
- EXTI line 25 is Reserved
- EXTI line 26 is connected to the LCD global interrupt

# **6.3 EXTI Registers**

EXTI base address: 0x40010400



# **6.3.1 EXTI Registers Overview**

#### **Table 6-2 EXTI Register Overview**

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	-	0																
000h	EXTI_IMASK		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		Reserved		IMASK26	Reserved												IMA	SK[2	4:0]											
	Reset Value						0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																
004h	EXTI_EMASK		F	Reserv	ed		EMASK26	Reserved												EMA	ASK[2	4:0]																											
	Reset Value						0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																
008h	EXTI_RT_CFG		Reserved		Reserved		Reserved			RT_CFG26	Reserved												RT_0	CFG[2	24:0]																								
	Reset Value								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																
00Ch	EXTI_FT_CFG		Reserved			FT_CFG26	Reserved												FT_C	CFG[2	4:0]																												
	Reset Value						0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																
010h	EXTI_SWIE		F	Reserv	ed		SWIE26	Reserved												SW	TE[24	:0]																											
	Reset Value						0	I	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																
014h	EXTI_PEND		F	Reserv	ed		PEND26	Reserved	PEND24	PEND23	PEND22	PEND21	PEND20	PEND19	PEND18	PEND17	PEND16	PEND15	PEND14	PEND13	PEND12	PEND11	PEND10	6GN3d	PEND8	PEND7	PEND6	PEND5	PEND4	PEND3	PEND2	PEND1	PEND0																
	Reset Value						0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																
018h	EXTI_TS_SEL																			7	rsse.	L[3:0]																											
01011	Reset Value			Reserved										0	0	0	0																																

# 6.3.2 EXTI Interrupt Mask Register (EXTI\_IMASK)

Address offset: 0x00

31				27	26	25	24	23	22	21	20	19	18	17	16
	1	Reserved		1	IMASK26	Reserved	IMASK24	IMASK23	IMASK22	IMASK21	IMASK20	IMASK19	IMASK18	IMASK17	IMASK16
15	14	13	12	11	rw 10	9	rw 8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
IMASK15	IMASK14	IMASK13	IMASK12	IMASK11	IMASK10	IMASK9	IMASK8	IMASK7	IMASK6	IMASK5	IMASK4	IMASK3	IMASK2	IMASK1	IMASK0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:27	Reserved	Reserved, the reset value must be maintained




Bit Field	Name	Description				
26	IMASK26	Interrupt mask on line 26				
		0: Masking the interrupt requests from line 26.				
		: Not masking the interrupt requests from line 26.				
25	Reserved	Reserved,the reset value must be maintained.				
24:0	IMASKx	Interrupt mask on line $x(x \text{ is } 0,1,2,323,24)$				
		0: Masking the interrupt requests from line x.				
		1: Not masking the interrupt requests from line x.				

# 6.3.3 EXTI Event Mask Register (EXTI\_EMASK)

Address offset: 0x00

Reset value: 0x0000 0000



Bit Field	Name	Description
31:27	Reserved	Reserved,the reset value must be maintained.
26	EMASK26	Event mask on line 26
		0: Masking the event requests from line 26.
		1: Not masking the event requests from line 26.
25	Reserved	Reserved,the reset value must be maintained.
24:0	EMASKx	Event mask on line x(x is 0,1,2,323,24)
		0: Masking the event requests from line x.
		1: Not masking the event requests from line x.

# **6.3.4** EXTI Rising Edge Trigger Configuration Register (EXTI\_RT\_CFG)

Address offset: 0x00

31				27	26	25	24	23	22	21	20	19	18	17	16
		Reserved			RT _CFG26	Reserved	RT _CFG24	RT _CFG23	RT _CFG22	RT _CFG21	RT _CFG20	RT _CFG19	RT _CFG18	RT _CFG17	RT _CFG16
15	14	13	12	11	rw 10	9	rw 8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
RT _CFG15	RT _CFG14	RT _CFG13	RT _CFG12	RT _CFG11	RT _CFG10	RT _CFG9	RT _CFG8	RT _CFG7	RT _CFG6	RT _CFG5	RT _CFG4	RT _CFG3	RT _CFG2	RT _CFG1	RT _CFG0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:27	Reserved	Reserved,the reset value must be maintained.
26	RT_CFG26	The rising edge on line 26 triggers the configuration bit



Bit Field	Name	Description
		0: Disable rising edge triggering (interrupts and events) on input line 26.
		1: Enable rising edge triggering (interrupts and events) on input line 26.
25	Reserved	Reserved,the reset value must be maintained.
24:0	RT_CFGx	The rising edge on line x triggers the configuration bit.(x is 0,1,2,323,24)
		0: Disable rising edge triggering (interrupts and events) on input line x
		1: Enable rising edge triggering (interrupts and events) on input line x

# 6.3.5 EXTI Falling Edge Trigger Configuration Register (EXTI\_FT\_CFG)

Address offset: 0x00

Reset value: 0x0000 0000

31				27	26	25	24	23	22	21	20	19	18	17	16
		Reserved			FT_CFG26	Reserved	FT_CFG24	FT_CFG23	FT_CFG22	FT_CFG21	FT_CFG20	FT_CFG19	FT_CFG18	FT_CFG17	FT_CFG16
15	14	13	12	11	rw 10	9	rw 8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
FT_CFG15	FT_CFG14	FT_CFG13	FT_CFG12	FT_CFG11	FT_CFG10	FT_CFG9	FT_CFG8	FT_CFG7	FT_CFG6	FT_CFG5	FT_CFG4	FT_CFG3	FT_CFG2	FT_CFG1	FT_CFG0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:27	Reserved	Reserved,the reset value must be maintained.
26	FT_CFG26	The falling edge on line 26 triggers the configuration bit
		0: Disable falling edge triggering (interrupts and events) on input line 26.
		1: Enable falling edge triggering (interrupts and events) on input line 26.
25	Reserved	Reserved,the reset value must be maintained.
24:0	FT_CFGx	The falling edge on line x triggers the configuration bit. (x is 0,1,2,323,24)
		0: Disable falling edge triggering (interrupts and events) on input line x.
		1: Enable falling edge triggering (interrupts and events) on input line x.

# **6.3.6** EXTI Software Interrupt Event Register (EXTI\_SWIE)

Address offset: 0x00

31				27	26	25	24	23	22	21	20	19	18	17	16
	1	Reserved		1	SWIE26	Reserved	SWIE24	SWIE23	SWIE22	SWIE21	SWIE20	SWIE19	SWIE18	SWIE17	SWIE16
15	14	13	12	11	rc_w1 10	9	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1
SWIE15	SWIE14	SWIE13	SWIE12	SWIE11	SWIE10	SWIE9	SWIE8	SWIE7	SWIE6	SWIE5	SWIE4	SWIE3	SWIE2	SWIE1	SWIE0
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bit Field	Name	Description			
31:27	Reserved	Reserved, the reset value must be maintained.			
26	SWIE26	Software interrupt on line 26			
		When the bit is' 0', writing '1' sets the corresponding pending bit in EXTI_PEND. If			



Bit Field	Name	Description
		this interrupt is allowed in EXTI_IMASK and EXTI_EMASK, an interrupt will be
		generated.
		Note: This bit can be cleared to '0' by writing '1' to clear the corresponding bit of
		EXTI_PEND.
25	Reserved	Reserved,the reset value must be maintained.
24:0	SWIEx	Software interrupt on line x. (x is 0,1,2,323,24)
		When the bit is '0', writing '1' sets the corresponding pending bit in EXTI_PEND. If
		this interrupt is allowed in EXTI_IMASK and EXTI_EMASK, an interrupt will be
		generated.
		Note: This bit can be cleared to '0' by writing '1' to clear the corresponding bit of
		EXTI_PEND.

# **6.3.7 EXTI Pending Register (EXTI\_PEND)**

Address offset: 0x00

Reset value: 0x0000 0000


31				27	26	25	24	23	22	21	20	19	18	17	16
		Reserved			PEND26	Reserved	PEND24	PEND23	PEND22	PEND21	PEND20	PEND19	PEND18	PEND17	PEND16
15	14	13	12	11	rc_w1 10	9	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1 0
PEND15	PEND14	PEND13	PEND12	PEND11	PEND10	PEND9	PEND8	PEND7	PEND6	PEND5	PEND4	PEND3	PEND2	PEND1	PEND0
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bit Field	Name	Description
31:27	Reserved	Reserved,the reset value must be maintained.
26	PEND26	Pending bit on line 26
		0: No pending request has occurred
		1: A pending trigger request occurred
		This bit is set to '1' when a selected edge trigger event occurs on the external interrupt
		line. It can be cleared by writing '1' to the bit, or by changing the polarity of the edge
		detection.
25	Reserved	Reserved,the reset value must be maintained.
24:0	PENDx	Pending bit on line X. (x is 0,1,2,323,24)
		0: No pending request has occurred
		1: A pending trigger request occurred
		This bit is set to '1' when a selected edge trigger event occurs on the external interrupt
		line. It can be cleared by writing '1' to the bit, or by changing the polarity of the edge
		detection.

# **6.3.8** EXTI Timestamp Trigger Source Selection Register (EXTI\_TS\_SEL)

Address offset: 0x00





Bit Field	Name	Description
31:4	Reserved	Reserved,The reset value must be maintained.
3:0	TSSEL[3:0]	Select the external interrupt input as the trigger source for the timestamp event
		0000: Select EXTI0 as the trigger source of the timestamp event;
		0001: Select EXTI1 as the trigger source of the timestamp event.
		1111: Select EXTI15 as the trigger source for the timestamp event.



### 7 DMA Controller

#### 7.1 Introduction

The DMA controller can access totally 5 AHB slaves: Flash, SRAM, ADC, ABP1 and APB2. DMA Controller is controlled by CPU to perform fast data transfer from source to destination. After configuration, data can be transferred without CPU intervention. Thus, CPU can be released for other computation/control tasks or save overall system power consumption.

The main architecture is a multi-layer AHB-Lite bus structure with round-robin arbitration scheme. DMA and CPU core can access different slaves in parallel or same slaves sequentially.

DMA controller has 8 logic channels. Each logic channel is to serve memory access requests from single or multiple peripherals. Internal arbiter controls the priority of different DMA channels.

#### 7.2 Main Features

#### DMA main features:

- 8 DMA channels which can be configured independently.
- Each DMA channel supports hardware requests and software triggers to initiate transfer, and is configured by software.
- Each DMA channel has dedicated software priority level (DMA\_CHCFGx.PRIOLVL [1:0] bits, corresponding to 4 levels of priority) which can be configured individually. Channels with the same software priority level will further compare hardware index (channel number) to decide final priority (lower index number channel will has higher priority).
- Configurable source and destination size. Address setting should correspond to data size.
- Configurable circular transfer mode for each channel.
- Each channel has 3 independent event flags and interrupts (Transfer complete, Half transfer, Transfer error), and 1 global interrupt flag (set by logical or of 3 events).
- Support three transfer types which are Memory-to-Memory, Memory-to-Peripheral and Peripheral-to-Memory.
- Access totally 5 AHB slaves: Flash, SRAM, ADC, APB1 and APB2.
- Configurable data transmit number  $(0\sim65535)$ .



### 7.3 Block Diagram

Flash Flash Interface controlle Cortex-M4F SRAM Bus matrix Bridge 1 Bridge 2 DAC USART1 DMA ADC I2C1 UART4 DMA I2C2 CH2 UART5 USART2 APB2 CH8 SPI1 USART3 SPI2 Arbiter LPUART DMA requests TIM TIM2 AHB slave TIM8 DMA requests device TIM3 TIM4 TIM5 TIM6 TIM7 TIM9

Figure 7-1 DMA Block Diagram

## 7.4 Function Description

DMA controller and Cortex®-M4F core share the same system data bus. When CPU and DMA access the same destination (RAM or peripheral) at the same time, DMA request will suspend CPU from accessing the system bus for several cycles, and the bus arbiter will perform round-robin scheduling. This allows the CPU to get at least half of the system bus (memory or peripheral) bandwidth.

## 7.4.1 DMA Operation

A DMA request can be triggered by hardware peripherals or software, and the DMA controller processes the request according to the priority level of the channel. Data is read from the source address according to the configured transfer address and bit width, and then the read data is stored in the destination address space. After one operation, the controller calculates the number of remaining transfers and updates the source address and the destination address of the next transfer.

**NSING** 

Each DMA data transfer consists of three operations:

- Data access: determine the source address (DMA\_PADDRx or DMA\_MADDRx) according to the transfer direction and read data from the source address.
- Data storage: determine the destination address (DMA\_PADDRx or DMA\_MADDRx) according to the transfer direction and store the read data into the destination address space.
- Calculate the number of outstanding operations, perform a decrement operation of the DMA\_TXNUMx register, and update the source and destination addresses of the next operation.

### 7.4.2 Channel Priority and Arbitration

The DMA uses an arbitration strategy to handle multiple requests from different channels. The priority of each channel is programmable in the channel control register (DMA CHCFGx).

4 levels of priority:

- Very high priority
- High priority
- Medium priority
- Low priority

By default, channel with lower index has higher priority if the programmed priority is the same.

For memory to memory transfer, re-arbitration is carried on after 4 transfer operations.

For transfer related to periphery, re-arbitration is carried on after each transfer operation.

#### 7.4.3 DMA Channels and Number of Transfers

Each channel can perform DMA transfer between the peripheral register at the specified address and the memory address. The number of data transferred by DMA is programmable, and the maximum supported value is 65535. The DMA TXNUM register is decremented after each transfer.

### 7.4.4 Programmable Data Bit Width, Alignment and Endians

Peripheral and memory transfer data bit width supports byte, half-word and word, which can be programmed through DMA\_CHCFGx.PSIZE and DMA\_CHCFGx.MSIZE.

When DMA\_CHCFGx.PSIZE and DMA\_CHCFGx.MSIZE are different, the DMA module aligns the data according to the Table 7-1 below.



Table 7-1 Programmable Data Width and Endian Operation (when PINC = MINC = 1)

~ I*	Destina-	Number			
Source	tion	of	Source:	Transfer operations	Destination:
width	width	transfer	Address / data	(R: Read, W: Write)	Address / data
(bit)	(bit)	(bit)			
			0x0 / B0	1: R B0 [7:0] @0x0, W B0 [7:0] @0x0	0x0 / B0
0	0		0x1 / B1	2: R B1 [7:0] @0x1, W B1 [7:0] @0x1	0x1 / B1
8	8	4	0x2 / B2	3: R B2 [7:0] @0x2, W B2 [7:0] @0x2	0x2 / B2
			0x3 / B3	4: R B3 [7:0] @0x3, W B3 [7:0] @0x3	0x3 / B3
			0x0 / B0	1: R B0 [7:0] @0x0, W 00B0 [15:0] @0x0	0x0 / 00B0
0	16	4	0x1 / B1	2: R B1 [7:0] @0x1, W 00B1 [15:0] @0x2	0x2 / 00B1
8	16	4	0x2 / B2	3: R B2 [7:0] @0x2, W 00B2 [15:0] @0x4	0x4 / 00B2
			0x3 / B3	4: R B3 [7:0] @0x3, W 00B3 [15:0] @0x6	0x6 / 00B3
			0x0 / B0	1: R B0 [7:0] @0x0, W 000000B0 [31:0] @0x0	0x0 / 000000B0
			0x1 / B1	2: R B1 [7:0] @0x1, W 000000B1 [31:0] @0x4	0x4 / 000000B1
8	32	4	0x2 / B2	3: R B2 [7:0] @0x2, W 000000B2 [31:0] @0x8	0x8 / 000000B2
			0x3 / B3	4: R B3 [7:0] @0x3, W 000000B3 [31:0] @0xC	0xC / 000000B3
			0x0 / B1B0	1: R B1B0 [15:0] @0x0, W B0 [7:0] @0x0	0x0 / B0
4.6	0		0x2 / B3B2	2: R B3B2 [15:0] @0x2, W B2 [7:0] @0x1	0x1 / B2
16	8	4	0x4 / B5B4	3: R B5B4 [15:0] @0x4, W B4 [7:0] @0x2	0x2 / B4
			0x6 / B7B6	4: R B7B6 [15:0] @0x6, W B6 [7:0] @0x3	0x3 / B6
			0x0 / B1B0	1: R B1B0 [15:0] @0x0, W B1B0 [15:0] @0x0	0x0 / B1B0
16	1.6		0x2 / B3B2	2: R B3B2 [15:0] @0x2, W B3B2 [15:0] @0x2	0x2 / B3B2
16	16	4	0x4 / B5B4	3: R B5B4 [15:0] @0x4, W B5B4 [15:0] @0x4	0x4 / B5B4
			0x6 / B7B6	4: R B7B6 [15:0] @0x6, W B7B6 [15:0] @0x6	0x6 / B7B6
			0x0 / B1B0	1: R B1B0 [15:0] @0x0, W 0000B1B0 [31:0] @0x0	0x0 / 0000B1B0
16	22	4	0x2 / B3B2	2: R B3B2 [15:0] @0x2, W 0000B3B2 [31:0] @0x4	0x4 / 0000B3B2
16	32	4	0x4 / B5B4	3: R B5B4 [15:0] @0x4, W 0000B5B4 [31:0] @0x8	0x8 / 0000B5B4
			0x6 / B7B6	4: R B7B6 [15:0] @0x6, W 0000B7B6 [31:0] @0xC	0xC / 0000B7B6
			0x0 / B3B2B1B0	1: R B3B2B1B0 [31:0] @0x0, W B0 [7:0] @0x0	0x0 / B0
22	0	4	0x4 / B7B6B5B4	2: R B7B6B5B4 [31:0] @0x4, W B4 [7:0] @0x1	0x1 / B4
32	8	4	0x8 / BBBAB9B8	3: R BBBAB9B8 [31:0] @0x8, W B8 [7:0] @0x2	0x2 / B8
			0xC / BFBEBDBC	4: R BFBEBDBC [31:0] @0xC, W BC [7:0] @0x3	0x3 / BC
			0x0 / B3B2B1B0	1: R B3B2B1B0 [31:0] @0x0, W B1B0 [15:0] @0x0	0x0 / B1B0
22	16	4	0x4 / B7B6B5B4	2: R B7B6B5B4 [31:0] @0x4, W B5B4 [15:0] @0x2	0x2 / B5B4
32	16	4	0x8 / BBBAB9B8	3: R BBBAB9B8 [31:0] @0x8, W B9B8 [15:0] @0x4	0x4 / B9B8
			0xC / BFBEBDBC	4: R BFBEBDBC [31:0] @0xC, W BDBC [15:0] @0x6	0x6 / BDBC
			0x0 / B3B2B1B0	1: R B3B2B1B0 [31:0] @0x0, W B3B2B1B0 [31:0] @0x0	0x0 / B3B2B1B0
22	22	4	0x4 / B7B6B5B4	2: R B7B6B5B4 [31:0] @0x4, W B7B6B5B4 [31:0] @0x4	0x4 / B7B6B5B4
32	32	4	0x8 / BBBAB9B8	3: R BBBAB9B8 [31:0] @0x8, W BBBAB9B8 [31:0] @0x8	0x8 / BBBAB9B8
			0xC / BFBEBDBC	4: R BFBEBDBC [31:0] @0xC, W BFBEBDBC [31:0] @0xC	0xC / BFBEBDBC

Notice:

**N**SING

DMA always provide full 32-bits data to HWDATA[31:0] no matter what destination size it is (HSIZE still follows destination size setting for device supports byte/half-word operation). The HWDATA[31:0] follows the following rules:

• When source size is smaller than destination size, DMA pads the MSB with 0 until their sizes match and duplicates it to be 32 bits. E.g., source is 8 bits data 0x55 and destination size is 16 bits. DMA pads fillsthe source data with 0 to make it 16 bits and become 0x0055, then duplicate it to 32-bit data 0x0055\_0055 and provide to HWDATA[31:0]; (if destination size is 32-bit then DMA will only pad source data with 0).

• When source size is larger or equal to destination size and smaller than 32 bits, DMA duplicates source data to 32 bits data. E.g., source data is 8 bits data 0x1F, HWDATA[31:0] = 0x1F1F\_1F1F. If source data is 16 bits data 0x2345, then HWDATA[31:0] = 0x2345 2345.

This ensures peripherals that only support word operation won't generate bus error and the desired data can still move to the place we want with extra bits i.e. 0 padding. If user wants to configure an 8-bit register but is aligned to a 32-bit address boundary, the source size should be set to 8 bits and destination to 32 bits so extra bits will be padded with 0.

### 7.4.5 Peripheral/Memory Address Incrementation

DMA\_CHCFGx.PINC and DMA\_CHCFGx.MINC respectively control whether the peripheral address and memory address are enabled in auto-increment mode. The software cannot (can read) write the address register during transfer.

 In auto-increment mode, the next address to be transferred is automatically increased according to the data bit width (1, 2 or 4) after each transfer. The address of the first transfer is stored in DMA\_PADDRx or DMA\_MADDRx register.

• In fixed mode, the address is always fixed to the initial address.

At the end of transfer (i.e. the transfer count changes to 0), different processes will be carried out according to whether the current work is under circular mode or not.

• In non-circularmode, DMA stops after the transfer is completed. To start a new DMA transfer, need to rewrite the transfer number in the DMA TXNUMx register with the DMA channel disabled.

In circular mode, at the end of a transfer, the content of the DMA\_TXNUMx register will be automatically
reloaded to its initial value, and the current internal peripheral or memory address register will also be reloaded
to the initial base address set by the DMA\_PADDRx or DMA\_MADDRx register.

## 7.4.6 Channel Configuration Process

The detail configuration process is as below:

1. Configure interrupt mask bits, 1: enable interrupts, 0 disable interrupts.

2. Configure channel peripheral address and memory address and transfer direction.

3. Configure channel priority, 0: lowest, 3: highest.

4. Configure peripheral and memory address increment.

5. Configure channel transfer block size.



- 6. If necessary, configure circular mode.
- 7. If it is memory to memory, configure MEM2MEM mode (Note: to configure DMA to work in M2M mode, user needs to set corresponding channel select value to reserved value, e.g., 63).
- 8. Repeat step  $1 \sim 8$  on channel  $1 \sim 8$  and finally.
- 9. Enable corresponding channel.

If software is used to serve interrupt, software must enquire interrupt status register to check which interrupt occurred (software needs to write 1 to interrupt flag clear bit to clear the corresponding interrupt). Before enable channel, all interrupts corresponding to the channel should be cleared.

If the interrupt is transfer complete interrupt, software can configure the next transfer, or report to user this channel transformation is done.

#### 7.4.7 Flow Control

Three major flow controls are supported:

- Memory to memory
- Memory to peripheral
- Peripheral to memory

Flow control is controlled by two register bits in each DMA channel configuration register. Flow control is used to control source/destination and direction of DMA channel.

**Table 7-2 Flow Control Table** 

DMA_CHCFGx.MEM2MEM	DMA_CHCFGx.DIR	Source	Destination	Transfer				
1	X	Memory	Memory	AHB read to AHB write, can do back2back transfer				
0	1	Memory	AHB Peripheral	AHB read to AHB write, single transfer				
U	1	Wemory	APB Peripheral	AHB read to APB write, single transfer				
0	0	AHB Peripheral	Мотопи	AHB read to AHB write, single transfe				
U	U	APB Peripheral	Memory	APB read to AHB write, single transfer				



#### 7.4.8 Circular Mode

The circular mode is used to process circular buffers and continuous data transmission (such as ADC scan mode). The DMA CHCFGx.CIRC is used to enable this function. When the circular mode is activated, if the number of data to be transferred becomes 0, it will automatically be restored to the initial value when configuring the channel, and the DMA operation will continue.

If the user wants to turn off the circular mode, the user needs to write 0 to DMA CHCFGx.CHEN to disable the DMA channel, and then write 0 to DMA CHCFGx.CIRC (when DMA CHCFGx.CHEN is 1, other bits in the DMA CHCFGx register cannot be rewritten).

## 7.4.9 Error Management

DMA access to a reserved address space will cause DMA transmission errors. When an error occurs, the transfer error flag is set, and the hardware automatically clears the current DMA channel enable bit (DMA CHCFGx.CHEN), and the channel operation is stopped. If the transfer error interrupt enable bit is set in the DMA CHCFGx register, an interrupt will be generated.

### **7.4.10 Interrupt**

#### Transfer complete interrupt:

An interrupt is generated when channel data transfer is complete. Interrupt is a level signal. Each channel has its dedicated interrupt, interrupt mask control and interrupt status bit. interrupt status bit is cleared when interrupt flag clear bit is set.

#### Half transfer interrupt:

An interrupt is generated when half of the channel data is transferred. Interrupt is a level signal. Each channel has its dedicated interrupt, interrupt mask control and interrupt status bit. interrupt status bit is cleared when interrupt flag clear bit is set.

#### Transfer error interrupt:

An interrupt is generated when bus returned error. Interrupt is a level signal. Each channel has its dedicated interrupt, interrupt mask control and interrupt status bit. Interrupt status bit is cleared when interrupt flag clear bit is set.

Enable control bit Interrupt event Event flag bit HTXIE Half transfer HTXF Transfer complete **TXCF TXCIE** Transfer error **ERRF ERRIE** 

**Table 7-3 DMA Interrupt Request** 

## 7.4.11 DMA Request Mapping

Totally there are 63 DMA requests from all the peripherals. To have better support with full flexibility, register bits

Email: sales@nsing.com.sg



can be used to select which DMA request is mapped to which DMA channel. The table blow show the mapping scheme of peripherals' DMA request to DMA controller's DMA channels.

**Table 7-4 DMA Request Mapping** 

DMA Channel Select         Peripheral DMA Request           Sel = 0         ADC_DMA           Sel = 1         USART1_TX           Sel = 2         USART1_RX           Sel = 3         USART2_TX           Sel = 4         USART2_RX           Sel = 5         USART3_TX           Sel = 6         USART3_RX           Sel = 7         UART4_TX           Sel = 8         UART4_RX           Sel = 9         UART5_TX           Sel = 10         UART5_RX           Sel = 11         LPUART_TX           Sel = 12         LPUART_RX           Sel = 13         SPI1_TX           Sel = 14         SPI1_RX           Sel = 15         SPI2_TX           Sel = 16         SPI2_RX           Sel = 17         I2C1_TX           Sel = 18         I2C1_TX           Sel = 19         I2C2_TX           Sel = 20         I2C2_RX           Sel = 21         DAC           Sel = 23         TIM1_CH1           Sel = 23         TIM1_CH2		
Sel = 1       USART1_TX         Sel = 2       USART1_RX         Sel = 3       USART2_TX         Sel = 4       USART3_TX         Sel = 5       USART3_TX         Sel = 6       USART3_RX         Sel = 7       UART4_TX         Sel = 8       UART4_RX         Sel = 9       UART5_TX         Sel = 10       UART5_RX         Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	DMA Channel Select	Peripheral DMA Request
Sel = 2       USART1_RX         Sel = 3       USART2_TX         Sel = 4       USART2_RX         Sel = 5       USART3_TX         Sel = 6       USART3_RX         Sel = 7       UART4_TX         Sel = 8       UART4_RX         Sel = 9       UART5_TX         Sel = 10       UART5_RX         Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 0	ADC_DMA
Sel = 3       USART2_TX         Sel = 4       USART2_RX         Sel = 5       USART3_TX         Sel = 6       USART3_RX         Sel = 7       UART4_TX         Sel = 8       UART4_RX         Sel = 9       UART5_TX         Sel = 10       UART5_RX         Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_TX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 1	USART1_TX
Sel = 4       USART2_RX         Sel = 5       USART3_TX         Sel = 6       USART3_RX         Sel = 7       UART4_TX         Sel = 8       UART4_RX         Sel = 9       UART5_TX         Sel = 10       UART5_RX         Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 2	USART1_RX
Sel = 5       USART3_TX         Sel = 6       USART3_RX         Sel = 7       UART4_TX         Sel = 8       UART4_RX         Sel = 9       UART5_TX         Sel = 10       UART5_RX         Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 3	USART2_TX
Sel = 6       USART3_RX         Sel = 7       UART4_TX         Sel = 8       UART4_RX         Sel = 9       UART5_TX         Sel = 10       UART5_RX         Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 4	USART2_RX
Sel = 7       UART4_TX         Sel = 8       UART4_RX         Sel = 9       UART5_TX         Sel = 10       UART5_RX         Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 5	USART3_TX
Sel = 8       UART4_RX         Sel = 9       UART5_TX         Sel = 10       UART5_RX         Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 6	USART3_RX
Sel = 9       UART5_TX         Sel = 10       UART5_RX         Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 7	UART4_TX
Sel = 10       UART5_RX         Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 8	UART4_RX
Sel = 11       LPUART_TX         Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 9	UART5_TX
Sel = 12       LPUART_RX         Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 10	UART5_RX
Sel = 13       SPI1_TX         Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 11	LPUART_TX
Sel = 14       SPI1_RX         Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 12	LPUART_RX
Sel = 15       SPI2_TX         Sel = 16       SPI2_RX         Sel = 17       I2C1_TX         Sel = 18       I2C1_RX         Sel = 19       I2C2_TX         Sel = 20       I2C2_RX         Sel = 21       DAC         Sel = 22       TIM1_CH1	Sel = 13	SPI1_TX
Sel = 16     SPI2_RX       Sel = 17     I2C1_TX       Sel = 18     I2C1_RX       Sel = 19     I2C2_TX       Sel = 20     I2C2_RX       Sel = 21     DAC       Sel = 22     TIM1_CH1	Sel = 14	SPI1_RX
Sel = 17     I2C1_TX       Sel = 18     I2C1_RX       Sel = 19     I2C2_TX       Sel = 20     I2C2_RX       Sel = 21     DAC       Sel = 22     TIM1_CH1	Sel = 15	SPI2_TX
Sel = 18     I2C1_RX       Sel = 19     I2C2_TX       Sel = 20     I2C2_RX       Sel = 21     DAC       Sel = 22     TIM1_CH1	Sel = 16	SPI2_RX
Sel = 19     I2C2_TX       Sel = 20     I2C2_RX       Sel = 21     DAC       Sel = 22     TIM1_CH1	Sel = 17	I2C1_TX
Sel = 20 I2C2_RX  Sel = 21 DAC  Sel = 22 TIM1_CH1	Sel = 18	I2C1_RX
Sel = 21         DAC           Sel = 22         TIM1_CH1	Sel = 19	I2C2_TX
Sel = 22 TIM1_CH1	Sel = 20	I2C2_RX
	Sel = 21	DAC
Sel = 23 TIM1_CH2	Sel = 22	TIM1_CH1
+	Sel = 23	TIM1_CH2
Sel = 24 TIM1_CH3	Sel = 24	TIM1_CH3
Sel = 25 TIM1_CH4	Sel = 25	TIM1_CH4
Sel = 26 TIM1_COM	Sel = 26	TIM1_COM
Sel = 27 TIM1_UP	Sel = 27	TIM1_UP
Sel = 28 TIM1_TRIG	Sel = 28	TIM1_TRIG
Sel = 29 TIM2_CH1	Sel = 29	TIM2_CH1
Sel = 30 TIM2_CH2	Sel = 30	TIM2_CH2
Sel = 31 TIM2_CH3	Sel = 31	TIM2_CH3
Sel = 32 TIM2_CH4	Sel = 32	TIM2_CH4
Sel = 33 TIM2_UP	Sel = 33	TIM2_UP
Sel = 34 TIM3_CH1	Sel = 34	TIM3_CH1
Sel = 35 TIM3_CH3	Sel = 35	TIM3_CH3



DMA Channel Select	Peripheral DMA Request
Sel = 36	TIM3_CH4
Sel = 37	TIM3_UP
Sel = 38	TIM3_TRIG
Sel = 39	TIM4_CH1
Sel = 40	TIM4_CH2
Sel = 41	TIM4_CH3
Sel = 42	TIM4_UP
Sel = 43	TIM5_CH1
Sel = 44	TIM5_CH2
Sel = 45	TIM5_CH3
Sel = 46	TIM5_CH4
Sel = 47	TIM5_UP
Sel = 48	TIM5_TRIG
Sel = 49	TIM6
Sel = 50	TIM7
Sel = 51	TIM8_CH1
Sel = 52	TIM8_CH2
Sel = 53	TIM8_CH3
Sel = 54	TIM8_CH4
Sel = 55	TIM8_COM
Sel = 56	TIM8_UP
Sel = 57	TIM8_TRIG
Sel = 58	TIM9_CH1
Sel = 59	TIM9_TRIG
Sel = 60	TIM9_CH3
Sel = 61	TIM9_CH4
Sel = 62	TIM9_UP

# 7.5 DMA Registers

# 7.5.1 DMA Register Overview

**Table 7-5 DMA Register Overview** 

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	DMA_INTSTS	ERRF8	HTXF8	TXCF8	GLBF8	ERRF7	HTXF7	TXCF7	GLBF7	ERRF6	HTXF6	TXCF6	GLBF6	ERRF5	HTXF5	TXCF5	GLBF5	ERRF4	HTXF4	TXCF4	GLBF4	ERRF3	HTXF3	TXCF3	GLBF3	ERRF2	HTXF2	TXCF2	GLBF2	ERRF1	HTXF1	TXCF1	GLBF1
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
004h	DMA_INTCLR	CERRF8	CHTXF8	STXCF8	CGLBF8	CERRF7	CHTXF7	CTXCF7	CGLBF7	CERRF6	CHTXF6	CTXCF6	CGLBF6	CERRF5	CHTXF5	CTXCF5	CGLBF5	CERRF4	CHTXF4	CTXCF4	CGLBF4	CERRF3	CHTXF3	CTXCF3	CGLBF3	CERRF2	CHTXF2	CTXCF2	CGLBF2	CERRF1	CHTXF1	CTXCF1	CGLBF1
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
008h	DMA_CHCFG1								R	eserve	ed								МЕМ2МЕМ	PRIOLVL[1:	[0	-	MSIZE[1:0]		rsize[1:0]	MINC	PINC	CIRC	DIR	ERRIE	HTXIE	TXCIE	CHEN



Offset	Register	31 30 30 30 30 30 30 30 31 31 31 31 31 31 31 31 31 31	c 4 c 2 l 0
	Reset Value		0 0 0 0 0 0
00Ch	DMA_TXNUM1	Reserved	
	Reset Value DMA_PADDR1	1 ADDR[31:0]	0 0 0 0 0 0
010h	Reset Value	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 0 0 0 0 0
	DMA MADDR1	<del>                                      </del>	
014h	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0
018h	DMA_CHSEL1	Reserved	CH_SEL[5:0]
01011	Reset Value		0 0 0 0 0
		MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2MEM   MEM2	
01.01	DMA_CHCFG2	2 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved R	CIRC DIR ERRIE HTXIE TXCIE CHEN
01Ch		SEIZE[1:0]  WINC  MINC  MINC  PSIZE[1:0]	
	Reset Value		0 0 0 0 0 0
0201	DMA_TXNUM2	NDTX[15:0]	
020h	Reset Value	Reserved 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0
024h	DMA_PADDR2		
	Reset Value		0 0 0 0 0 0
028h	DMA_MADDR2 Reset Value	2 ADDR[31:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0
02Ch	DMA CHSEL2		0 0 0 0 0 0 0 CH SEL[5:0]
02011	Reset Value	Reserved	0 0 0 0 0 0
	DMA_CHCFG3	MEM2MEM MEM2MEM MSIZE[1:0] PSIZE[1:0] PSIZE[1:0]	CIRC DIR ERRIE HTXIE TXCIE CHEN
030h	DMA_CHCEGS	Reserved Reserved Reserved	C   C   E   E   C   C
	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0
034h	DMA_TXNUM3 Reset Value	3 Reserved 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0
	DMA PADDR3		
038h	Reset Value		0 0 0 0 0 0
02Ch	DMA_MADDR3	3 ADDR[31:0]	
03Ch	Reset Value		0 0 0 0 0
040h	DMA_CHSEL3	Reserved	CH_SEL[5:0]
	Reset Value		0 0 0 0 0 0
		MEM2MEM MEM2MEM MSIZE[1:0]  PSIZE[1:0]  MINC  PINC	
044h	DMA_CHCFG4	4 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved R	CIRC DIR ERRIE HTXIE TXCIE CHEN
		ME MS MS MS	
	Reset Value		0 0 0 0 0
048h	DMA_TXNUM4	Reserved	
	Reset Value		0 0 0 0 0 0
04Ch	DMA_PADDR4 Reset Value	ADDR[31:0]	
050h	DMA MADDR4	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0
	DMA_MADDR4 Reset Value		0 0 0 0 0 0
054h	Reset Value DMA CHSEL4	4 ADDR[31:0]  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 CH SEL[5:0]
054h	Reset Value	4 ADDR[31:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0
054h	Reset Value DMA CHSEL4	4 ADDR[31:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 CH SEL[5:0] 0 0 0 0 0 0
	Reset Value DMA CHSEL4	ADDR[31:0]  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 CH SEL[5:0] 0 0 0 0 0 0
054h	Reset Value DMA CHSEL4 Reset Value	ADDR[31:0]  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 CH SEL[5:0] 0 0 0 0 0 0
	Reset Value DMA CHSEL4 Reset Value	4 ADDR[31:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 CH SEL[5:0] 0 0 0 0 0 0
058h	Reset Value DMA_CHSEL4 Reset Value DMA_CHCFG5  Reset Value DMA_TXNUM5	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  NDTX[15:0]	CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  O
	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	CH SET [2:0]  TX CHE ER LIE CHEN CHEN CHEN CHEN CHEN CHEN CHEN CHE
058h	Reset Value DMA_CHSEL4 Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5 Reset Value DMA_PADDR5	ADDR[31:0]  Reserved  Reserved  Reserved  ADDR[31:0]  Reserved  Reserved  ADDR[31:0]  Reserved  Reserved  ADDR[31:0]  Reserved  Reserved  ADDR[31:0]  Reserved  Reserved  ADDR[31:0]  Reserved  ADDR[31:0]	CH SEL[5:0]  CH SEL[5:0]  O O O O O O O  CHEN CHEN CHEN CHEN CHEN CHEN CHEN CHEN
058h 05Ch	Reset Value DMA CHSEL4 Reset Value  DMA_CHCFG5  Reset Value DMA_TXNUM5 Reset Value DMA_PADDRS Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Rese	CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  O
058h 05Ch	Reset Value DMA_CHSEL4 Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5 Reset Value DMA_PADDR5 Reset Value DMA_MADDR5	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Rese	O O O O O O O O O O O O O O O O O O O
058h 05Ch 060h	Reset Value DMA_CHSEL4 Reset Value  DMA_CHCFG5  Reset Value DMA_TXNUM5 Reset Value DMA_PADDR5 Reset Value DMA_MADDR5 Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Rese	CH SEL[5:0]  CH SEL[5:0]  O O O O O O O  CHEN CHEN CHEN CHEN CHEN CHEN CHEN CHEN
058h 05Ch 060h	Reset Value DMA_CHSEL4 Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5 Reset Value DMA_PADDR5 Reset Value DMA_MADDR5	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	O O O O O O O O O O O O O O
058h 05Ch 060h	Reset Value DMA_CHSEL4 Reset Value  DMA_CHCFG5  Reset Value DMA_TXNUM5 Reset Value DMA_PADDR5 Reset Value DMA_MADDR5 Reset Value DMA_MADDR5 Reset Value DMA_CHSEL5	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	O O O O O O O O O O O O O O O O O O O
058h 05Ch 060h 064h	Reset Value DMA_CHSEL4 Reset Value  DMA_CHCFG5  Reset Value DMA_TXNUM5 Reset Value DMA_PADDR5 Reset Value DMA_MADDR5 Reset Value DMA_MADDR5 Reset Value DMA_CHSEL5	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	O O O O O O O O O O O O O O O O O O O
058h 05Ch 060h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_MADDR5  Reset Value  DMA_CHSEL5  Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
058h 05Ch 060h 064h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_MADDR5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]
058h 05Ch 060h 064h 068h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_MADDR5  Reset Value  DMA_CHSEL5  Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	O O O O O O O O O O O O O O O O O O O
058h 05Ch 060h 064h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_MADDR5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHCFG6  Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]  CH SEL[5:0]
058h 05Ch 060h 064h 068h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6	ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]  ADDR[31:0]	O O O O O O O O O O O O O O O O O O O
058h 05Ch 060h 064h 068h	Reset Value DMA_CHSEL4 Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5 Reset Value DMA_PADDR5 Reset Value DMA_CHSEL5 Reset Value  DMA_CHSEL5 Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value DMA_CHCFG6  Reset Value DMA_TXNUM6 Reset Value  DMA_TXNUM6 Reset Value  DMA_PADDR6 Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Rese	CH SEL[5:0]  CHEN CHEN CHEN CHEN CHEN CHEN CHEN CHEN
058h 05Ch 060h 064h 068h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_DDAR6  Reset Value	A	O O O O O O O O O O O O O O O O O O O
058h  05Ch  060h  064h  068h  070h  074h  078h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_PADDR6  Reset Value  DMA_MADDR6  Reset Value	A	O O O O O O O O O O O O O O O O O O O
058h  05Ch  060h  064h  068h  06Ch  070h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_TXNUM6  Reset Value  DMA_PADDR6  Reset Value  DMA_PADDR6  Reset Value  DMA_MADDR6  Reset Value  DMA_CHSEL6	A	O O O O O O O O O O O O O O O O O O O
058h  05Ch  060h  064h  068h  070h  074h  078h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_PADDR6  Reset Value  DMA_MADDR6  Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	O O O O O O O O O O O O O O O O O O O
058h  05Ch  060h  064h  066h  070h  0774h  078h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL6  Reset Value  DMA_CHSEL6  Reset Value  DMA_TXNUM6  Reset Value  DMA_DADDR6  Reset Value  DMA_DMA_CHSEL6  Reset Value  DMA_DMA_CHSEL6  Reset Value  DMA_CHSEL6  Reset Value  DMA_CHSEL6  Reset Value  DMA_CHSEL6  Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	O O O O O O O O O O O O O O O O O O O
058h  05Ch  060h  064h  068h  070h  074h  078h	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value  DMA_CHCFG6  Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	O O O O O O O O O O O O O O O O O O O
058h 05Ch 060h 064h 068h 06Ch 070h 078h 07Ch	Reset Value  DMA_CHSEL4  Reset Value  DMA_CHCFG5  Reset Value  DMA_TXNUM5  Reset Value  DMA_PADDR5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL5  Reset Value  DMA_CHSEL6  Reset Value  DMA_CHSEL6  Reset Value  DMA_TXNUM6  Reset Value  DMA_DADDR6  Reset Value  DMA_DMA_CHSEL6  Reset Value  DMA_DMA_CHSEL6  Reset Value  DMA_CHSEL6  Reset Value  DMA_CHSEL6  Reset Value  DMA_CHSEL6  Reset Value	ADDR[31:0]  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Rese	O O O O O O O O O O O O O O O O O O O



				_	_							_					_	_											_							
Offset	Register	31	30	29	86	07	27	26	25	24	23		77	21	20	19	18	17	1	16	CT	14	13	12	11	10	6	~	7	9	5	4	3	2	1	0
	Reset Value																					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00.41	DMA TXNUM7																										N	NDT:	X[15:0	)]						
084h	Reset Value									Re	served	ı								0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DMA PADDR7																		AD	DR[31	1:01									•						
088h	Reset Value	0	0	0	0		0	0	0	0	0	(	) (	0	0	0	0	0	_	) (	- 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DMA MADDR7	Ů		·					Ů	·	·					Ü	v	1 0		DR[31	_	-	Ü	Ü	Ü	Ü	Ü		·	·	·	Ü	Ü	Ü	Ü	
08Ch	Reset Value	0	0	0	0	Т	0	0	0	0	0	(	1	0	0	0	0	0	_	) (	- 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DMA CHSEL7	U	U	10	U		U	U	U	10	10		, , ,	U	U	U	0	U	<u>'                                    </u>	, ,		U	U	U	U	U	U	U	U	0	0					U
090h	_															Res	served	l													_			EL[5:0		_
	Reset Value																				_	_							_		0	0	0	0	0	0
094h	DMA_CHCFG8										Reser	ved										МЕМ2МЕМ	PRIOLVL[1	[0		MSIZE[1:0]	io ration	PSIZE[1:0]	MINC	PINC	CIRC	DIR	ERRIE	HTXIE	TXCIE	CHEN
	Reset Value																					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DMA TXNUM8																										N	IDT:	X[15:0	)]						
098h	Reset Value									Re	served	l								(	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DMA PADDR8																		ΑD	DR[31		-												-	-	
09Ch	Reset Value	0	0	0	0		0	0	0	0	0	(	) [	0	0	0	0	0	_	) (	- 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DMA MADDR8	0		10			0		Ů		U		, , ,	_	U		U			DR[31	_	_	Ü	Ü	Ü	U	·		U	·		·	U	Ü	Ü	
0A0h	Reset Value	0	0	0	0	. T	0	0	0	0	0	1	· I	0	0	0	10	Ι.			_		0	0	0	0	۸	۸	0	0	0	۸	0	0	0	0
		U	0	1 0	- 0		U	U	0	0	10	Т,	,   '	U	0	1 0	0	0	'   '	) (									0							
0A4h	DMA_CHSEL8			Reserved CH_SEL[5:0]																																
	Reset Value																														0	0	0	0	0	0

# **7.5.2 DMA Interrupt Status Register (DMA\_INTSTS)**

Address offset: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ERRF8	HTXF8	TXCF8	GLBF8	ERRF7	HTXF7	TXCF7	GLBF7	ERRF6	HTXF6	TXCF6	GLBF6	ERRF5	HTXF5	TXCF5	GLBF5
r 15	r 14	r 13	r 12	r 11	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r 0
ERRF4	HTXF4	TXCF4	GLBF4	ERRF3	HTXF3	TXCF3	GLBF3	ERRF2	HTXF2	TXCF2	GLBF2	ERRF1	HTXF1	TXCF1	GLBF1
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bit Field	Name	Description
31/27/23/19/15/11/7/3	ERRFx	Transfer error flag for channel x (x=18).
		Hardware sets this bit when transfer error happen. This bit is cleared by software by
		writing '1' to DMA_INTCLR.CERRFx bit.
		0: Transfer error no happened on channel x.
		1: Transfer error happened on channel x.
30/26/22/18/14/10/6/2	HTXFx	Half transfer flag for channel x (x=18).
		Hardware sets this bit when half transfer is done. This bit is cleared by software by
		writing '1' to DMA_INTCLR.CHTXFx bit.
		0: Half transfer not yet done on channel x.
		1: Half transfer was done on channel x.
29/25/21/17/13/9/5/1	TXCFx	Transfer complete flag for channel x (x=18).
		Hardware sets this bit when transfer is done. This bit is cleared by software by writing
		'1' to DMA_INTCLR.CTXCFx bit.
		0: Transfer not yet done on channel x.
		1: Transfer was done on channel x.
28/24/20/16/12/8/4/0	GLBFx	Global flag for channel x (x=18).
		Hardware sets this bit when any interrupt events happen in this channel. This bit is



Bit Field	Name	Description
		cleared by software by writing '1' to DMA_INTCLR.CGLBFx bit.
		0: No transfer error, half transfer or transfer done event happen on channel x.
		1: One of transfer error, half transfer or transfer done event happen on channel x.

## 7.5.3 DMA Interrupt Flag Clear Register (DMA\_INTCLR)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CERRF8	CHTXF8	CTXCF8	CGLBF8	CERRF7	CHTXF7	CTXCF7	CGLBF7	CERRF6	CHTXF6	CTXCF6	CGLBF6	CERRF5	CHTXF5	CTXCF5	CGLBF5
w 15	w 14	w 13	w 12	w 11	w 10	w 9	w 8	w 7	w 6	w 5	w 4	w 3	w 2	w 1	w 0
CERRF4	CHTXF4	CTXCF4	CGLBF4	CERRF3	CHTXF3	CTXCF3	CGLBF3	CERRF2	CHTXF2	CTXCF2	CGLBF2	CERRF1	CHTXF1	CTXCF1	CGLBF1
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w


Bit Field	Name	Description
31/27/23/19/15/11/7/3	CERRFx	Clear transfer error flag for channel x (x=18).
		Software can set this bit to clear ERRF of corresponding channel.
		0: No action.
		1: Reset DMA_INTSTS.ERRF bit of corresponding channel.
30/26/22/18/14/10/6/2	CHTXFx	Clear half transfer flag for channel x ( $x=18$ ).
		Software can set this bit to clear HTXF of corresponding channel.
		0: No action.
		1: Reset DMA_INTSTS.HTXF bit of corresponding channel.
29/25/21/17/13/9/5/1	CTXCFx	Clear transfer complete flag for channel $x$ ( $x=18$ ).
		Software can set this bit to clear TXCF of corresponding channel.
		0: No action.
		1: Reset DMA_INTSTS.TXCF bit of corresponding channel.
28/24/20/16/12/8/4/0	CGLBFx	Clear global event flag for channel x (x=18).
		Software can set this bit to clear GLBF of corresponding channel.
		0: No action.
		1: Reset DMA_INTSTS.GLBF bit of corresponding channel.

# 7.5.4 DMA Channel x Configuration Register (DMA\_CHCFGx)

Note: The x is channel number, x = 1...8

Address offset: 0x08+20\*(x-1)





Bit Field	Name	Description
31:15	Reserved	Reserved, the reset value must be maintained.
14	MEM2MEM	Memory to memory mode.
		Software can configure this channel to memory to memory transfer when it is not
		yet enabled.
		0: Channel transfer between memory and peripheral.
		1: Channel set to memory to memory transfer.
13:12	PRIOLVL[1:0]	Channel priority.
		Software can program channel priority when channel is not enable.
		00: Low
		01: Medium
		10: High
		11: Very high
11:10	MSIZE[1:0]	Memory data size.
		Software can configure data size read/write from/to memory address.
		00: 8-bits
		01: 16-bits
		10: 32-bits
		11: Reserved
9:8	PSIZE[1:0]	Peripheral data size.
		Software can configure data size read/write from/to peripheral address.
		00: 8-bits
		01: 16-bits
		10: 32-bits
		11: Reserved
7	MINC	Memory increment mode.
		Software can enable/disable memory address increment mode.
		0: Memory address won't increase with each transfer.
		1: Memory address increase with each transfer.
6	PINC	Peripheral increment mode.
		Software can enable/disable peripheral address increment mode.
		0: Peripheral address won't increase with each transfer.
		1: Peripheral address increase with each transfer.
5	CIRC	Circular mode.
		Software can set/clear this bit.
		0: Channel will stop after one round of transfer.




Bit Field	Name	Description
		1: Channel configure as circular mode.
4	DIR	Data transfer direction
		Software can set/clear this bit.
		0: Data transfer from Peripheral to Memory
		1: Data transfer from Memory to Peripheral.
3	ERRIE	Transfer error interrupt enable.
		Software can enable/disable transfer error interrupt.
		0: Disable transfer error interrupt of channel x.
		1: Enable transfer error interrupt of channel x.
2	HTXIE	Half transfer interrupt enable.
		Software can enable/disable half transfer interrupt.
		0: Disable half transfer interrupt of channel x.
		1: Enable half transfer interrupt of channel x.
1	TXCIE	Transfer complete interrupt enable.
		Software can enable/disable transfer complete interrupt.
		0: Disable transfer complete interrupt of channel x.
		1: Enable transfer complete interrupt of channel x.
0	CHEN	Channel enable.
		Software can set/reset this bit.
		0: Disable channel.
		1: Enable channel.

# 7.5.5 DMA Channel x Transfer Number Register (DMA\_TXNUMx)

Note: The x is channel number, x = 1...8

Address offset: 0x0c+20 \* (x-1)



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	NDTX	Number of data to transfer.
		Number of data to be transferred (0 $\sim$ 65535). Software can read/write the number of
		transfers when channel is disable and it will be read only after channel enable. Every
		successful transfer of corresponding DMA channel will decrease this register by 1. If
		circular mode is enable, it will automatically reload pre-set value when it reach zero.



Bit Field	Name	Description
		Otherwise it will keep at zero and reset channel enable.


# 7.5.6 DMA Channel x Peripheral Address Register (DMA\_PADDRx)

Note: The x is channel number, x = 1...8

Address offset: 0x10+20 \* (x-1)

Reset value: 0x0000 0000

This register can only be written if the channel is disabled (DMA CHCFGx.CHEN = 0).



Bit Field	Name	Description
31:0	ADDR	Peripheral address.
		Peripheral starting address for DMA to read/write from/to.
		Increment of address will be decided by DMA_CHCFGx.PSIZE. With
		DMA_CHCFGx.PSIZE equal to 01, DMA ignores bit 0 of PADDR and if
		DMA_CHCFGx.PSIZE equal to 10 DMA will ignore bit [1:0] of PADDR.

## 7.5.7 DMA Channel x Memory Address Register (DMA\_MADDRx)

Note: The x is channel number, x = 1...8

Address offset: 0x14+20 \* (x-1)

Reset value: 0x0000 0000

This register can only be written if the channel is disabled (DMA CHCFGx.CHEN = 0).

31															16
·	,	'	•	•			ADDR	2[31:0]			•	•			
				L	l				1		L	ı			
	rw														
15															0
1			1	1					1	1	1	1			
	ADDR[31:0]														
l ,									1			ı	1		

Bit Field	Name	Description
31:0	ADDR	ADDR Memory address.
		Memory starting address for DMA to read/write from/to.
		Increment of address will be decided by DMA_CHCFGx.MSIZE. With
		DMA_CHCFGx.MSIZE equal to 01, DMA ignores bit 0 of MADDR and if




Bit Field	Name	Description
		DMA_CHCFGx.MSIZE equal to 10 DMA will ignore bit [1:0] of MADDR.

# 7.5.8 DMA Channel x Channel Request Select Register (DMA\_CHSELx)

Note: The x is channel number, x = 1...8

Address offset: 0x18+20 \* (x-1)



Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained.
5:0	CH_SEL[5:0]	DMA channel request selection
		0x00: ADC_DMA
		0x01: USART1_TX
		0x02: USART1_RX
		0x03: USART2_TX
		0x04: USART2_RX
		0x05: USART3_TX
		0x06: USART3_RX
		0x07: UART4_TX
		0x08: UART4_RX
		0x09: UART5_TX
		0x0A: UART5_RX
		0x0B: LPUART_TX
		0x0C: LPUART_RX
		0x0D: SPI1_TX
		0x0E: SPI1_RX
		0x0F: SPI2_TX
		0x10: SPI2_RX
		0x11: I2C1_TX
		0x12: I2C1_RX
		0x13: I2C2_TX
		0x14: I2C2_RX
		0x15: DAC
		0x16: TIM1_CH1
		0x17: TIM1_CH2



Bit Field	Name	Description
		0x18: TIM1_CH3
		0x19: TIM1_CH4
		0x1A: TIM1_COM
		0x1B: TIM1_UP
		0x1C: TIM1_TRIG
		0x1D: TIM2_CH1
		0x1E: TIM2_CH2
		0x1F: TIM2_CH3
		0x20: TIM2_CH4
		0x21: TIM2_UP
		0x22: TIM3_CH1
		0x23: TIM3_CH3
		0x24: TIM3_CH4
		0x25: TIM3_UP
		0x26: TIM3_TRIG
		0x27: TIM4_CH1
		0x28: TIM4_CH2
		0x29: TIM4_CH3
		0x2A: TIM4_UP
		0x2B: TIM5_CH1
		0x2C: TIM5_CH2
		0x2D: TIM5_CH3
		0x2E: TIM5_CH4
		0x2F: TIM5_UP
		0x30: TIM5_TRIG
		0x31: TIM6
		0x32: TIM7
		0x33: TIM8_CH1
		0x34: TIM8_CH2
		0x35: TIM8_CH3
		0x36: TIM8_CH4
		0x37: TIM8_COM
		0x38: TIM8_UP
		0x39: TIM8_TRIG
		0x3A: TIM9_CH1
		0x3B: TIM9_TRIG
		0x3C: TIM9_CH3
		0x3D: TIM9_CH4
		0x3E: TIM9_UP



### **8 CRC Calculation Unit**

#### 8.1 CRC Introduction

This module integrates the functions of CRC32 and CRC16, and the cyclic redundancy check (CRC) calculation unit obtains any CRC calculation result according to a fixed generator polynomial. In other applications, CRC technology is mainly used to verify the correctness and integrity of data transmission or data storage. EN/IEC 60335-1 provides a method to verify the integrity of flash memory. CRC calculation unit can calculate the signature of the software when the program is running, then compare it with the reference signature generated during connection, and then store it in the specified memory space.

### **8.2 CRC Main Features**

#### **8.2.1 CRC32 Module**

- $CRC32(X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^{8}+X^{7}+X^{5}+X^{4}+X^{2}+X+1)$
- 32 bits of data to be checked and 32 bits of output check code.
- CRC calculation time: 1 AHB clock cycles (HCLK)
- General-purpose 8-bit register (can be used to store temporary data)

#### **8.2.2 CRC16 Module**

- $CRC16(X^{16}+X^{15}+X^{2}+1)$
- There are 8 bits of data to be checked and 16 bits of output check code.
- CRC calculation time: 1 AHB clock cycle (HCLK)
- The verification initial value can be configured, and the size end of the data to be verified can be configured.
- Support 8bit LRC check value generation

The following figure is the block diagram of CRC unit.






Figure 8-1 CRC Calculation Unit Block Diagram

### **8.3 CRC Function Description**

### 8.3.1 CRC32

CRC unit contains one 32-bit data register:

- Writing this register to input CRC data.
- Reading this register to get the calculated CRC result.

Every writing operation to this data register triggers the calculation of this new data with the previous calculation result (CRC calculation is performed on the whole 32-bit word rather than byte by byte).

Support back-to-back writes or sequential write-read operations.

CRC\_CRC32DAT can be re-initialized to 0xFFFFFFF by setting CRC\_CRC32CTRL.RESET. This operation does not affect the data in register CRC\_CRC32IDAT.

#### 8.3.2 CRC16

CRC CRC16CTRL.ENDHL controls Little Endian format or Big Endian format.

To clear the result of the last CRC operation, set CRC CRC16CTRL.CLR to 1 or CRC CRC16D to 0.

The initial value of CRC calculation can be configured by writing the CRC\_CRC16D register. By default, the initial value is the result of the last calculation.

LRC calculation is the same as CRC calculation. Both are carried out at the same time. CRC or LRC can be read out depending on needs. If the initial value needs to be set, the LRC register should be configured first.




## **8.4 CRC Registers**

### **8.4.1 CRC Register Overview**

The following table lists the registers and reset values of CRC.


#### **Table 8-1 CRC Register Overview**



## 8.4.2 CRC32 Data Register (CRC\_CRC32DAT)

Address offset: 0x00

Reset value: 0xFFFF FFFF




Bit Field	Name	Description
31:0	CRC32DAT[31:0]	CRC32 Data register.
		The written data is the CRC value to be checked. The read data is the CRC calculation result.
		Only 32-bit operations are supported.

# 8.4.3 CRC32 Independent Data Register (CRC\_CRC32IDAT)

Address offset: 0x04





Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7:0	CRC32IDAT[7:0]	Independent 8-bit data register.
		General 8 bits data register. It is for temporary stored 1-byte data. CRC_CRC32CTRL.RESET
		reset signal will not impact this register.

Note: This register is not a part of CRC calculation and can be used to store any data.

# 8.4.4 CRC32 Control Register (CRC\_CRC32CTRL)

Address offset: 0x08


Reset value: 0x0000 0000



# 8.4.5 CRC16 Control Register (CRC\_CRC16CTRL)

Address offset: 0x0C

Reset value: 0x0000 0000






Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained.
2	CLR	Clear CRC16 results.
		0: Not clear.
		1: Clear to default value 0x0000. Set this bit to 1 will only maintain 1 clock cycle, hardware
		will clear automatically. (Software read always 0).
1	ENDHL	Data to be verified start to calculate from MSB or LSB(configured endian).
		0: From MSB to LSB
		1: From LSB to MSB
		This bit is only for data to be verified.
0	Reserved	Reserved, the reset value must be maintained.

Note: 8-bits, 16-bits and 32-bits operations are supported.

# 8.4.6 CRC16 Input Data Register (CRC\_CRC16DAT)

Address offset: 0x10

Reset value: 0x0000 0000




	Bit field	Name	Description
Ī	31:8	Reserved	Reserved, the reset value must be maintained.
Ī	7:0	CRC16DAT[7:0]	Data to be verified.

Note: 8-bits, 16-bits and 32-bits operations are supported.

# 8.4.7 CRC Cyclic Redundancy Check Code Register (CRC\_CRC16D)

Address offset: 0x14

Reset value: 0x0000 0000






Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	CRC16D[15:0]	16-bit value of cyclic redundancy result data.
		Every time the software writes the CRC16DAT register, the 16-bit calculated data from
		CRC16 is updated in this register.

Note: 8-bits, 16-bits and 32-bits operations are supported (8-bit operations must be performed twice in a row to ensure that 16-bit initial values are configured properly)

# 8.4.8 LRC Result Register (CRC\_LRC)

Address offset: 0x18

Reset value: 0x0000 0000



 Bit Field
 Name
 Description

 31:8
 Reserved
 Reserved, the reset value must be maintained.

 7:0
 LRCDAT[7:0]
 LRC check value register.

 Software need to write initial value before use. And then each writing data to
 CRC\_CRC16DAT will be XOR with CRC\_LCR register value. The result will be stored in

 CRC\_LRC. Software read the result. It should be cleared before next use.



# 9 Secure Algorithm Co-processor (SAC)

Secure algorithm co-processor supports a variety of algorithms hash cryptographic algorithm acceleration, which can greatly improve the encryption and decryption speed compared with pure software algorithms.

Algorithms supported by hardware are as follows:

- Support DES symmetric algorithm
  - Support DES and 3DES encryption and decryption operations
  - TDES supports 2KEY and 3KEY modes
  - Support CBC and ECB mode
- Support AES symmetric algorithm
  - Support 128bit/192bit/256bit key length
  - Support CBC, ECB, CTR mode
- Support SHA hash algorithm
  - Support SHA1/SHA224/SHA256
- Support MD5 digest algorithm

Note: For the performance and use of the cryptographic algorithm, please contact Nsing Technologies sales Representatives



# 10 Advanced-control Timers (TIM1 and TIM8)

## 10.1 TIM1 and TIM8 Introduction

The advanced control timers (TIM1 and TIM8) are mainly used in the following scenarios: counting the input signal, measuring the pulse width of the input signals and generating the output waveforms, etc.

Advanced control timers have complementary output functions dead-time insertion and break functions. They are suitable for motor control.

## **10.2 Main Features Of TIM1 And TIM8**

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting).
- 16-bit programmable prescaler. (The prescaler factor can be configured with any value between 1 and 65536)
- Programmable repetition counter
- TIM1 and TIM8 up to 6 channels
- 4 capture/compare channels, working mode are PWM output, ouput compare, one-pulse mode output, input capture
- The events that generate the interrupt/DMA are as follows:
  - Update event
  - Trigger event
  - Input capture
  - Output compare
  - Break signal input
- Complementary outputs with programmable dead-time.
  - For TIM1 and TIM8, channel 1,2,3 support this feature
- Timer can be controlled by external signal
- Timers are linked internally for timer synchronization or chaining
- TIM1\_CC5 and TIM8\_CC5 are used for COMP blanking.
- TIM1\_CC6 is used to switch the input channel of OPAMP1 and OPAMP2; TIM8\_CC6 can switch the input channel of OPAMP2
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position;
- Hall sensor interface: used to do three-phase motor control;






Figure 10-1 Block Diagram Of TIM1 And TIM8

The capture channel 1 input can come from IOM or comparator output

# 10.3 TIM1 And TIM8 Function Description

## 10.3.1 Time-base Unit

The advanced-control timer's time-base unit mainly includes: prescaler, counter, auto-reload and repetition counter. When the time base unit isoperating, the software can read and write the corresponding registers (TIMx\_PSC, TIMx\_CNT, TIMx\_AR and TIMx\_REPCNT) at any time.

Depending on the setting of the auto-reload preload enable bit (TIMx\_CTRL1.ARPEN), the value of the preload register is transferred to the shadow register immediately or at each update event UEV. When TIMx\_CTRL1.UPDIS=0, a counter overflow/underflow or software setting TIMx\_EVTGEN.UDGN will generate an update event. The counter CK\_CNT is valid only when the TIMx\_CTRL1.CNTEN bit is set. The counter starts



counting one clock cycle after the TIMx CTRL1.CNTEN bit is set.

## 10.3.1.1 Prescaler description

The TIMx\_PSC register consists of a 16-bit counter that can be used to divide the counter clock frequency by any factor between 1 and 65536. It can be changed on the fly as this register is buffered. The new prescaler value is only taken into account at the next update event.

Figure 10-2 Counter Timing Diagram With Prescaler Division Change From 1 to 4

## 10.3.2 Counter Mode

#### 10.3.2.1 Up-counting mode

In up-counting mode, the counter will count from 0 to the value of the register TIMx\_AR, then it resets to 0. And a counter overflow event is generated.

If the TIMx\_CTRL1.UPRS bit (select update request) and the TIMx\_EVTGEN.UDGN bit are set, an update event (UEV) will be generated. And TIMx\_STS.UDITF will not be set by hardware, therefore, no update interrupts or update DMA requests will begenerated. This is to avoid generating an update interrupt when clearing the counter.

Depending on the TIMx\_CTRL1.UPRS, when an update event occurs, the TIMx\_STS.UDITF is set, and all registers are updated:

- The repetition counter reloads the contents of the TIMx REPCNT
- Update auto-reload shadow registers with preload value(TIMx AR), when TIMx CTRL1.ARPEN = 1.



• The prescaler shadow register is reloaded with the preload value(TIMx\_PSC).

To avoid updating the shadow registers when new values are written to the preload registers, you can disable the update event by setting TIMx CTRL1.UPDIS=1.

When an update event is generated, the counter will still be cleared and the prescaler counter will also be set to 0 (but the prescaler value will remain unchanged).

The figure below shows some examples of the counter behavior for different prescaler factors in the up-counting mode.

Figure 10-3 Timing Diagram Of Up-Counting. The Internal Clock Divider Factor = 2/N







Figure 10-4 Timing Diagram Of The Up-Counting, Update Event When ARPEN=0/1





#### 10.3.2.2 Down-counting mode

In down-counting mode, the counter will decrement from the value of the register TIMx\_AR to 0, then restart from the auto-reload value and generate a counter underflow event.

The process of configuring update events and updating registers in down-counting mode is the same as in up-counting mode, see Section 10.3.2.1.

The figure below shows some examples of the counter behavior and the update flags for different division factors in the down-counting mode.

Internal clock divided by 2 CNTEN Timer clock = CK\_CNT Counter register 0002 0001 0000 Counter underflow Update event (UEV) Update interrupt flag(UDITF) Internal clock divided by CK PSC Timer clock = CK CNT 1F 36 20 Counter register Counter underflow Update event (UEV) Update interrupt flag(UDITF)

Figure 10-5 Timing Diagram of The Down-Counting, Internal Clock Divided Factor = 2/N

## 10.3.2.3 Center-aligned mode

In center-aligned mode, the counter increments from 0 to the value ( $TIMx\_AR$ ) – 1, a counter overflow event is generated. It then counts down from the auto-reload value ( $TIMx\_AR$ ) to 1 and generates a counter underflow event. Then the counter resets to 0 and starts counting up again.

In this mode, the TIMx\_CTRL1.DIR direction bits have no effect and the count direction is updated and specified by hardware. Center-aligned mode is active when the TIMx\_CTRL1. CAMSEL bit is not equal to "00".

An update events can be generated each time the counter overflows and each time the counter underflows.



Alternatively, an update event can also be generated by setting the TIMx\_EVTGEN. UDGN bit (either by software or using a slave mode controller). In this case, the counter restarts from 0, and the prescaler counter also restarts from 0.

Note: if an update is generated due to a counter overflow, the auto-reload update before reloading the counter.

Figure 10-6 Timing Diagram of Center-aligned with Internal Clock Divided Factor 2/N







Figure 10-7 A Center-Aligned Sequence Diagram That Includes Counter Overflows And Underflows (ARPEN = 1)



# 10.3.3 Repetition Counter

The basic unit of Section 10.3.1 describes the conditions for generating an update event (UEV). An update event (UEV) is actually only generated when the repeat counter reaches zero, which is valuable for generating PWM signals.

This means that data is transferred from the preload registers to the shadow registers every N+1 counter overflow or



underflow, where N is the value in the TIMx REPCNT.


The repetition counter is decremented:

- In the up-counting mode, each time the counter reaches the maximum value, an overflow occurs.
- In down-counting mode, each time the counter decrements to the minimum value, an underflow occurs.
- In center-aligned mode, each time the counter overflows or underflows.

Its repetition rate is defined by the value of the TIMx REPCNT register.

Repetition counters feature automatic reloading. The update event (generated by setting TIMx\_EVTGEN.UDGN or hardware through slave mode controller) occurs immediately, regardless of the value of the repeat counter.

Figure 10-8 Repeat Count Sequence Diagram in Down-Counting Mode



Software clear









Figure 10-10 Repeat Count Sequence Diagram in Center-Aligned Mode

Software clear



Software clear




## 10.3.4 Clock Selection

- The internal clock of Advanced-control timers: CK INT
- Two kinds of external clock mode:
  - external input pin
  - external trigger input ETR
- Internal trigger input (ITRx): one timer is used as a prescaler for another timer.

## 10.3.4.1 Internal clock source (CK INT)

When the TIMx\_SMCTRL.SMSEL is equal to "000", the slave mode controller is disabled. The three control bits (TIMx\_CTRL1.CNTEN, TIMx\_CTRL1.DIR, TIMx\_EVTGEN.UDGN) can only be changed by software (except TIMx\_EVTGEN. UDGN, which remains cleared automatically). It is provided that the TIMx\_CTRL1.CNTEN bit is written as' 1' by soft, the clock source of the prescaler is provided by the internal clock CK\_INT.


Figure 10-11 Control Circuit in Normal Mode wih Internal clock divided by 1





#### 10.3.4.2 External clock source mode 1

Figure 10-12 TI2 External Clock Connection Example



This mode is selected by configuring TIMx\_SMCTRL.SMSEL=111. The counter can be configured to count on the rising or falling edge of the clock at the selected input.

For example, to configure up-counting mode to count on the rising edge of the clock at the TI2 input, the configuration steps are as follows:

- Configure TIMx CCMOD1.CC2SEL equal to '01', CC2 channel is configured as input, IC2 is mapped to TI2
- Configure TIMx CCEN.CC2P equal to '0', select clock rising edge polarity
- To select input filter bandwidth by configuring TIMx\_CCMOD1.IC2F[3:0] (if filter is not needed, keep IC2F bit at '0000')
- Configure TIMx SMCTRL.SMSEL equal to '111', select timer external clock mode 1
- Configure TIMx\_SMCTRL.TSEL equal to '110', select TI2 as the trigger input source
- Configure TIMx CTRL1.CNTEN equal to '1' to start the counter

Note: The capture prescaler is not used for triggering, so it does not need to be configured

When the rising edge of the timer clock occurs at TI2=1, the counter counts once and the TIMx\_STS .TITF flag is set

The delay between the rising edge of TI2 and the actual clock of the counter depends on the resynchronization circuit at the input of TI2.






Figure 10-13 Control Circuit in External Clock Mode 1

#### 10.3.4.3 External clock source mode 2

This mode is selected by TIMx\_SMCTRL .EXCEN equal to 1. The counter can count on every rising or falling edge of the external trigger input ETR.

The following figure is a schematic diagram of the external trigger input module in External clock source mode 2




Figure 10-14 External Trigger Input Block Diagram

For example, use the following configuration steps to make the up counter count every 2 rising edges on ETR.

- Since no filter is needed in this case, make TIMx SMCTRL .EXTF[3:0] equal to '0000'
- Configure the prescaler by making TIMx\_SMCTRL.EXTPS[1:0] equal to '01'
- Select the polarity on ETR pin by setting TIMx SMCTRL.EXTP equal to '0', The rising edge of ETR is valid



- External clock mode 2 is selected by setting TIMx SMCTRL .EXCEN equal to '1'
- Turn on the counter by setting TIMx\_CTRL1. CNTEN equal to '1'

The counter counts every 2 rising edges of ETR. The delay between the rising edge of ETR and the actual clock to the counter is due to a resynchronization circuit on the ETRP signal.




Figure 10-15 Control Circuit in External Clock Mode 2

# **10.3.5** Capture/Compare Channels

The capture/compare channels include capture/compare registers and shadow registers. The input stage consists of digital filters, multiplexers and prescalers. The output section includes comparators and output controls.

The input signal TIx is sampled and filtered to generate the signal TIxF. A signal (TIxF\_rising or TIxF\_falling) is then generated by the edge detector of the polarity select function, the polarity of which is selected by the TIMx\_CCEN.CCxP bits. This signal can be used as a trigger input for the slave mode controller. At the same time, the signal ICx is sent to the capture register after frequency division. The following figure shows a block diagram of a capture/compare channel.






Figure 10-16 Capture/Compare Channel (example: channel 1 input stage)

The output stage generates an intermediate waveform OCxRef (active high) as reference. The polarity acts at the end of the chain.



CC1SEL[1] CC1SEL[0] IC1PSC CC1EN Input mode Read CCDAT1H TIM1\_EVTGEN.CC1GN S Read CCDAT1L Read in APB Bus progress MCU Peripheral interface 16 bit High 8-bits Capture/ Capture/ transfer compare compare Counter preload register shadow register Low 8-bits Output Comparator mode Write CCDAT1H Write in progress CNT>CCDATI CNT=CCDATI Write CCDAT1L R CC1SEL[0] CC1SEL[1] TIM1 CCMOD1.OC1PEN **UEV** From time base unit


Figure 10-17 Capture/Compare Channel 1 Main Circuit



To the master mode controller Output enable circuit Polarity Seletion OC1 TIMI CCEN.CCINEN TIMI CCEN **ETRF** Ocref clr int TIMI\_CCEN.CCINEN TIM1 CCEN.CCIEN CCIP TIM1 CCEN.CC1EN 'IMI\_BKDT.MOEN 0 **'**0' CNT=CCR1 κ0 OC1REFC 01 TIM1\_BKDT.OSSR CNT>CCR1 OC1ERF Dead-time Output mode controller generator TIMI CCMODI.OCICE! OCxERF Seletion TIMI CCMODI.OCIM Output enable Output selector TIM1 BKDT.DTG/7:01 TIMI\_CCEN CCINP 11 TMI\_CCMOD1.OC1CE circuit 10 0 TIM1 CCMOD1 OC1REFC 0x.OCIMD[2:0] OC1N TIMI\_CCEN.CCINEN TIM1\_CCEN.CCIEN TIMI CCEN.CCIEN TIMI BKDT.MOEN TIMI BKDT.OSSI TIMI\_BKDT.OSSR

Figure 10-18 Output Part Of Channelx (x= 1,2,3, take channel 1 as example)

Figure 10-19 Output Part Of Channels (x= 4)



Reads and writes always access the preload registers when capturing/comparing. The two specific working processes are as follows:

In capture mode, the capture is actually done in the shadow register, and then the value in the shadow register is copied into the preload register.

In compare mode, , the value of the preload register is copied into the shadow register, which is compared with the counter.

## 10.3.6 Input Capture Mode

In input capture mode, the TIMx CCDATx registers are used to latch the counter value after the ICx signal detects.

There is a capture interrupt flag TIMx\_STS.CCxITF, which can trigger an interrupt or DMA request if the corresponding interrupt enable is pulled high.

**NSING** 

The TIMx\_STS. CCxITF bit is set by hardware when a capture event occurs and is cleared by software or by reading the TIMx\_CCDATx register.

The overcapture flag TIMx\_STS.CCxOCF is set equal to 1 when the counter value is captured in the TIMx\_CCDATx register and TIMx\_STS.CC1ITF is already pulled high. Unlike the former, TIMx\_STS.CCxOCF is cleared by writing 0 to it.

To achieve a rising edge of the TI1 input to capture the counter value into the TIMx\_CCDAT1 register, the configuration flow is as follows:

- To select a valid input:
  - Configure TIMx\_CCMOD1.CC1SEL to '01'. At this time, the input is the CC1 channel, and IC1 is mapped to TI1.
- Define the input filter duration required for programming:
  - Define the sampling frequency of the TI1 input and the length of the digital filter by configuring the TIMx\_CCMODx.ICxF bits. Example: If the input signal jitters up to 5 internal clock cycles, we must choose a filter duration longer than these 5 clock cycles. When 8 consecutive samples (sampled at f<sub>DTS</sub> frequency) with the new level are detected, we can validate the transition on TI1. Then configure TIMx\_CCMOD1. IC1F to '0011'.
- Select the rising edge as the valid transition polarity on the TI1 channel by configuring TIMx CCEN .CC1P=0.
- Configure the input prescaler. In this example, configure TIMx\_CCMOD1.IC1PSC= '00' to disable the prescaler because we want to capture every valid transition.
- Enable capture by configuring TIMx CCEN. CC1EN = '1'.

If you want to enable DMA request, you can configure TIMx\_DINTEN.CC1DEN=1.If you want enable related interrupt request, you can configureTIMx\_DINTEN.CC1IEN bit=1

## 10.3.7 PWM Input Mode

There are some differences between PWM input mode and normal input capture mode, including:

- Two ICx signals are mapped to the same TIx input.
- The two ICx signals are active on edges of opposite polarity.
- Select one of two TIxFP signals as trigger input.
- The slave mode controller is configured in reset mode.
- For example, the following configuration flow can be used to know the period and duty cycle of the PWM signal on TI1 (It depends on the frequency of CK\_INT and the value of the prescaler).
- Configure TIMx\_CCMOD1.CC1SEL equal to '01' to select TI1 as valid input for TIMx\_CCDAT1.
- Configure TIMx\_CCEN.CC1P equal to '0' to select the active polarity of filtered timer input 1(TI1FP1), active on the rising edge.
- Configure TIMx CCMOD1.CC2SEL equal to '10' select TI1 as valid input for TIMx CCDAT2.



- Configure TIMx\_CCEN.CC2P equal to 1 to select the valid polarity of filtered timer input 2(TI1FP2), active on the falling edge.
- Configure TIMx SMCTRL.TSEL=101 to select filtered timer input 1 (TI1FP1) as valid trigger input.
- Configure TIMx SMCTRL.SMSEL=100 to configure the slave mode controller to reset mode.
- Configure TIMx\_CCEN. CC1EN=1 and TIMx\_CCEN.CC2EN=1 to enable capture.

TI1 TIMx CNT 0004 0000 0001 0002 0003 0004 0000 TIMx CCDAT1 0004 0002 TIMx\_CCDAT2 IC1 capture IC2 capture IC1 capture IC2 capture Pulse width Period Reset counter measurement measurement

Figure 10-20 PWM Input Mode Timing

Because of only filter timer input 1 (TI1FP1) and filter timer input 2 (TI2FP2) are connected to the slave mode controller, the PWM input mode can only be used with the TIMx\_CH1/TIMx\_CH2 signals.

## 10.3.8 Forced Output Mode

In output mode (TIMx\_CCMODx.CCxSEL=00), software can force output compare signals to active or inactive level directly.

User can set TIMx\_CCMODx. OCxMD=101 to force the output compare signal to active level. And the OCxREF will be forced high, OCx get opposite value to CCxP polarity bit. On the other hand, user can set TIMx\_CCMODx. OCxMD=100 to force the output compare signal to low level.

The values of the TIMx CCDATx shadow register and the counter still comparing with each other in this mode.

The comparison between the output compare register TIMx\_CCDATx and the counter TIMx\_CNT has no effect on OCxREF. And the flag still can be set. Therefore, the interrupt and DMA requests still can be sent.



## 10.3.9 Output Compare Mode

User can use this mode to control the output waveform, or to indicate that a period of time has elapsed.

When the capture/compare register and the counter have the same value, the output compare function's operations are as follow:

- TIMx\_CCMODx.OCxMD is for output compare mode, and TIMx\_CCEN.CCxP is for output polarity. When the compare matches, if set TIMx\_CCMODx.OCxMD=000, the output pin will keep its level; if set TIMx\_CCMODx.OCxMD=011, the output pin will be set active; if set TIMx\_CCMODx.OCxMD=010, the output pin will be set inactive; if set TIMx\_CCMODx.OCxMD=011, the output pin will be set to toggle.
- Set TIMx STS.CCxITF.
- If user set TIMx DINTEN.CCxIEN, a corresponding interrupt will be generated.
- If user set TIMx\_DINTEN.CCxDEN and set TIMx\_CTRL2.CCDSEL to select DMA request, and DMA request will be sent.

User can set TIMx\_CCMODx.OCxPEN to choose capture/compare shawdow regisete using capture/compare preload registers(TIMx\_CCDATx) or not.

The time resolution is one count of the counter.

In one-pulse mode, the output compare mode can also be used to output a single pulse.

Here are the configuration steps for output compare mode:

- First of all, user should select the counter clock.
- Secondly, set TIMx AR and TIMx CCDATx with desired data.
- If user need to generate an interrupt, set TIMx DINTEN.CCxIEN.
- Then select the output mode by set TIMx\_CCEN.CCxP, TIMx\_CCMODx.OCxMD, TIMx\_CCEN.CCxEN, etc.
- At last, set TIMx CTRL1.CNTEN to enable the counter.

User can update the output waveform by setting TIMx\_CCDATx at any time, as long as the preload register is not enabled. Otherwise the TIMx\_CCDATx shadow register will be updated at the next update event.

Here is an example.






Figure 10-21 Output Compare Mode, Toggle on OC1

## **10.3.10 PWM Mode**

Pulse width modulation mode is used to generate a signal with a frequency determined by the value of the TIMx\_AR register and a duty cycle determined by the value of the TIMx\_CCDATx register. And depending on the value of TIMx CTRL1.CAMSEL, the TIM can generate PWM signal in edge-aligned mode or center-aligned mode.

User can select PWM mode 1 or PWM mode 2 by setting TIMx\_CCMODx. OCxMD=110 or setting TIMx\_CCMODx. OCxMD=111. To enable preload register, user must set corresponding TIMx\_CCMODx.OCxPEN, and then set TIMx\_CTRL1.ARPEN to auto-reload preload register eventually.

User can set polarity of OCx by setting TIMx\_CCEN.CCxP. On the other hand, to enable the output of OCx, user need to set the combination of the value of CCxEN, CCxNEN, MOEN, OSSI, and OSSR in TIMx\_CCEN and TIMx BKDT.

The values of TIMx\_CNT and TIMx\_CCDATx are always compared with each other when the TIM is under PWM mode.

Only when an update event occurs, the preload register will be transferred to the shadow register. Therefore user must reset all the registers by setting TIMx EVTGEN.UDGN before the counter starts counting..

## 10.3.10.1 PWM center-aligned mode

If user set TIMx\_CTRL1.CAMSEL equal to 01, 10 or 11, the PWM center-aligned mode will be active. The setting of the compare flag depends on the value of TIMx\_CTRL1.CAMSEL. There are three kinds of situation that the compare flag is set, only when the counter counts up, only when the counter counts down, or both when the counter counts up and counts down. User should not modified TIMx\_CTRL1.DIR by software, it is updated by hardware.



Examples of center-aligned PWM waveforms is as follow, and the setting of the waveform are: TIMx\_AR=8, PWM mode 1, the compare flag is set when the counter counts down corresponding to TIMx\_CTRL1. CAMSEL=01.




Figure 10-22 Center-aligned PWM Waveform (AR=8)

When using center-aligned mode, users should pay attention to the following considrations:

- It depends on the value of TIMx\_CTRL1.DIR that the counter counts up or down. Cautions that the DIR and CAMSEL bits should not be changed at the same time.
- User should not write the counter while running in center-aligned mode, otherwise it will cause unexpected results. Here are some example:
  - If the value written into the counter is 0 or is the value of TIMx\_AR, the direction will be updated but the update event will not be generated.
  - If the value written into the counter is greater than the value of auto-reload, the direction will not be updated.
- For safety reasons, itTIMx EVTGEN.UDGN to generate an update by software before starting the counter, and



not writing the counter while it is running.

## 10.3.10.2 PWM edge-aligned mode

There are two kinds of configuration in edge-aligned mode, up-counting and down-counting.

#### Up-counting

User can set TIMx CTRL1.DIR=0 to make counter counts up.

Example for PWM mode1.

When TIMx\_CNT < TIMx\_CCDATx, the reference PWM signal OCxREF is high. Otherwise it will be low. If the compare value in TIMx\_CCDATx is greater than the auto-reload value, the OCxREF will remains 1. Conversely, if the compare value is 0, the OCxREF will remains 0.

When TIMx AR=8, the PWM waveforms are as follow.




Figure 10-23 Edge-aligned PWM Waveform (APR=8)

## Down-counting

User can set TIMx CTRL1.DIR=1 to make counter counts down.

Example for PWM mode1.

When TIMx\_CNT > TIMx\_CCDATx, the reference PWM signal OCxREF is low. Otherwise it will be high. If the compare value in TIMx\_CCDATx is greater than the auto-reload value, the OCxREF will remains 1.

Note: If the nth PWM cycle CCDATx shadow register >= AR value, the shadow register value of CCDATx in the



(n+1)th PWM cycle is 0. At the moment when the counter is 0 in the (n+1)th PWM cycle, although the value of the counter = CCDATx shadow register = 0 and OCxREF = '0', no compare event will be generated.

## 10.3.11 One-pulse Mode

In the one-pulse mode (ONEPM), a trigger signal is received, and a pulse t<sub>PULSE</sub> with a controllable pulse width is generated after a controllable delay t<sub>DELAY</sub>. The output mode needs to be configured as output compare mode or PWM mode. After selecting one-pulse mode, the counter will stop counting after the update event UEV is generated.




Figure 9-41 Example of One-Pulse Mode

The following is an example of a one-pulse mode:

A rising edge trigger is detected from the TI2 input, and a pulse with a width of t<sub>PULSE</sub> is generated on OC1 after a delay of t<sub>DELAY</sub>.

- 1. Counter configuration: count up, counter TIMx CNT < TIMx CCDAT1 ≤ TIMx AR;
- 2. TI2FP2 is mapped to TI2, TIMx\_CCMOD1.CC2SEL= '01'; TI2FP2 is configured for rising edge detection, TIMx\_CCEN.CC2P= '0';
- 3. TI2FP2 acts as the trigger (TRGI) of the slave mode controller and starts the counter, TIMx\_SMCTRL.TSEL= '110', TIMx\_SMCTRL.SMSEL= '110' (trigger mode);
- 4. TIMx\_CCDAT1 writes the count value to be delayed (t<sub>DELAY</sub>), TIMx\_AR TIMx\_CCDAT1 is the count value of the pulse width t<sub>PULSE</sub>;

**NSING** 

5. Configure TIMx\_CTRL1.ONEPM=1 to enable single pulse mode, configure TIMx\_CCMOD1.OC1MD = '111'to select PWM2 mode;

6. Wait for an external trigger event on TI2, and a one pulse waveform will be output on OC1;

### 10.3.11.1 Special case: OCx fast enable:

In one-pulse mode, an edge is detected through the TIx input, and triggers the start of the counter to count to the comparison value and then output a pulse. These operations limit the minimum delay t<sub>DELAY</sub> that can be achieved.

You can set TIMx\_CCMODx.OCxFEN=1 to turn on OCx fast enable, after triggering the rising edge, the OCxREF signal will be forced to be converted to the same level as the comparison match occurs immediately, regardless of the comparison result. OCxFEN fast enable only takes effect when the channel mode is configured for PWM1 and PWM2 modes.

## 10.3.12 Clearing the OCxREF signal on an external event

If the user sets TIMx\_CCMODx.OCxCEN=1, high level of ETRF input can be used to driven the OCxREF signal to low, and the OCxREF signal will remains low, until the next UEV happens. Only output compare and PWM modes can use this function. This cannot be used when it is in forced mode.

For example:to control the current, user can connect the ETR signal to the output of a comparator, and the operation for ETR should be as follow:

- Set TIMx SMCTRL.EXTPS=00 to disable the external trigger prescaler.
- Set TIMx\_SMCTRL.EXCEN=0 to disable the external clock mode 2.
- Set TIMx\_SMCTRL.EXTP and TIMx\_SMCTRL.EXTF to configure the external trigger polarity and external trigger filter according to the need.

For example: when ETRF input becomes high, the behavior of OCxREF signal for different value of OCxCEN. Timer is set to be in PWM mode in this case.






Figure 10-24 Clearing The Ocxref of Timx

## 10.3.13 Complementary Outputs with Dead-Time Insertion

Advanced-control timer can output two complementary signals with dead time in between. User should adjust dead-time depending on the devices connected to the outputs and their characteristics.

User can select the polarity of outputs by setting TIMx\_CCEN.CCxP and TIMx\_CCEN.CCxNP. And this selection is independently for each output.

User can control the complementary signals OCx and OCxN by setting the combination of several control bits, which are TIMx\_CCEN.CCxEN, TIMx\_CCEN.CCxNEN, TIMx\_BKDT.MOEN, TIMx\_CTRL2.OIx, TIMx\_CTRL2.OIxN, TIMx\_BKDT.OSSI, and TIMx\_BKDT.OSSR. When switching to the IDLE state, the dead-time will be activated.

If user set TIMx\_CCEN.CCxEN and TIMx\_CCEN.CCxNEN at the same time, a dead-time will be insert. If there is a break circuit, the TIMx\_BKDT.MOEN should be set too. There are 10-bit dead-time generators for each channel.

Reference waveform OCxREF can generates 2 outputs OCx and OCxN. And if OCx and OCxN are active high, the OCx output signal is the same as the reference signal and the OCxN output signal is the opposite of the reference signal. However, OCx output signal will be delayed relative to the reference rising edge and the OCxN output signal will be delayed relative to the reference falling edge. If the delay is greater than the width of the active OCx or OCxN output, the corresponding pulse will not generated.

The relationships between the output signals of the dead-time generator and the reference signal OCxREF are as follow.

Assume that TIMx\_CCEN.CCxP=0, TIMx\_CCEN.CCxNP=0, TIMx\_BKDT.MOEN=1, TIMx\_CCEN.CCxEN=1, TIMx\_CCEN.CCxNEN=1.






Figure 10-25 Complementary Output with Dead-Time Insertion

User can set TIMx BKDT.DTGN to programme the dead-time delay for each of the channels.

#### 10.3.13.1 Redirecting OCxREF to OCx or OCxN

In output mode , user can set  $TIMx\_CCEN.CCxEN$  and  $TIMx\_CCEN.CCxNEN$  to re-directed OCxREF to the OCx output or to OCxN output.

Here are two ways to use this function. When the complementary remains at its inactive level, user can use this function to send a specific waveform, such as PWM or static active level. User can also use this function to set both outputs in their inactive level or both outputs active and complementary with dead-time.

If user set TIMx\_CCEN.CCxEN=0 and TIMx\_CCEN.CCxNEN=1, it will not complemented, and OCxN will become active when OCxREF is high. On the other hand, if user set TIMx\_CCEN.CCxEN=1 and TIMx\_CCEN.CCxNEN=1, OCx will become active when OCxREF is high. On the contrary, OCxN will become active when OCxREF is low.



## 10.3.14 Break Function

The output enable signals and inactive levels will be modified when setting the corresponding control bits when using the break function. However, the output of OCx and OCxN cannot at the active level at the same time no matter when, that is, (CCxP^OIx) ^(CCxNP^OIxN)!=0.

When multiple break signals are enabled, each break signal constitutes an OR logic. Here are some signal which can be the source of breaking.

- The break input pin
- A clock failure event, generated by the clock security system in the clock controller.
- A PVD failure event.
- Core Hardfault event.
- The output signal of the comparator (configured in the comparator module, high level break).
- By software through the TIMx EVTGEN.BGN.

The break circuit will be disable after reset. And the MOEN bit will be low. User can set TIMx\_BKDT.BKEN to enable the break function. The polarity of break input signal can be selected by setting TIMx\_BKDT.BKP. User can modify the TIMx\_BKDT.BKEN and TIMx\_BKDT.BKP at the same time. After user set the TIMx\_BKDT.BKEN and TIMx\_BKDT.BKEN and TIMx\_BKDT.BKEN there is 1 APB clock cycle delay before the configuration take effect. Therefore, user need to wait 1 APB clock cycle to read back the written bit value.

The falling edge of MOEN can be asynchronous, so a resynchronization circuit has been inserted between the actual signal and the synchronous control bit. This circuit will cause a delay between the asynchronous and the synchronous signal. When user set TIMx\_BKDT.MOEN while it is low, user need to insert a delay before reading the value. Because an asynchronous signal was written but user read the synchronous signal.

The behaviors that after a break occurs are as follow:

- TIMx\_BKDT.MOEN will be cleared asynchronously, and then the outputs will be put in inactive state, idle state or reset state. The state of output is selected by setting TIMx\_BKDT.OSSI. This will take effect even if the MCU oscillator is off.
- Once TIMx\_BKDT.MOEN=0, the output of each output channel will be driven with the level programmed in TIMx\_CTRL2.OIx. Timer will release the enable outputs(taken over by GPIO controller) if TIMx\_BKDT.OSSI=0, otherwise it will remains high.
- If user choose to use complementary outputs, the behaviors of TIM are as follow
  - Depends on the polarity, the outputs will be set in reset state first. It is an asynchronous option so it still works even if there is no clock provided to the timer.
  - The dead-time generator will be reactivated if the timer clock is still provided, and drive the outputs according to the value of TIMx\_CTRL2.OIx and TIMx\_CTRL2.OIxN after the dead-time when (CCxP ^ OIx) ^ (CCxNP^OIxN)! = 0, that is, the OCx and OCxN still cannot be driven to active level at the same time. Note that the dead-time will be longer than usual because of the resynchronization on MOEN (almost 2 cycles of ck tim).



- Timer will release the output control if TIMx\_BKDT.OSSI=0. Otherwise, if the enable output was high, it will remain high. If it was low, it will become high when TIMx\_CCEN.CCxEN or TIMx\_CCEN.CCxNEN is high.
- If TIMx DINTEN.BIEN=1, when TIMx STS.BITF=1, an interrupt will be generated.
- If user set TIMx\_BKDT.AOEN, the TIMx\_BKDT.MOEN will be set automatically when the next UEV happened. User can use this to regulate. If user did not set TIMx\_BKDT.AOEN, the TIMx\_BKDT.MOEN will remain low until been set 1 again. At this situation, user can use this for security. User can connect the break input to thermal sensors, alarm for power drivers, or other security components.
- When the break input is active, TIMx\_BKDT.MOEN cannot be set automatically or by software at the same time, and the TIMx\_STS.BITF cannot be cleared. Because the break inputs are active on level.

To insure the security of application, the break circuit has the write protection function, and there is break input and output management too. It allow user to freeze some parameters, such as dead-time duration, OCx/OCxN polarities and state when disabled, OCxMD configurations, break enable and polarity. User can choose one of the 3 levels of protection to use by setting TIMx\_BKDT.LCKCFG. However, the TIMx\_BKDT.LCKCFG can only be written once after an MCU reset.

An example for output behavior in response to a break is as follow




Figure 10-26 Output Behavior in Response to A Break



## **10.3.15 Debug Mode**

When the microcontroller is in debug mode (the Cortex®-M4F core halted), depending on the DBG\_CTRL.TIMx\_STOP configuration in the DBG module, the TIMx counter can either continue to work normally or stop. For more details, see 28.4.3.

## 10.3.16 TIMx And External Trigger Synchronization

TIMx timers can be synchronized by a trigger in slave modes (reset, trigger and gated).

### 10.3.16.1 Slave mode: Reset mode

In reset mode, the trigger event can reset the counter and the prescaler updates the preload registers TIMx\_AR, TIMx\_CCDATx, and generates the update event UEV (TIMx\_CTRL1.UPRS=0).

The following is an example of a reset mode:

- 1. Channel 1 is configured as input to detect the rising edge of TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx CCEN.CC1P=0);
- 2. The slave mode is selected as reset mode (TIMx\_SMCTRL.SMSEL=100), and the trigger input is selected as TI1 (TIMx\_SMCTRL.TSEL=101);
- 3. Start counter (TIMx CTRL1.CNTEN = 1)

After starting the timer, when TI1 detects a rising edge, the counter resets and restarts counting, and the trigger flag is set (TIMx STS.TITF=1);

The delay between the rising edge on TI1 and the actual reset of the counter is due to the resynchronization circuit on TI1 input.




Figure 10-27 Control Circuit in Reset Mode



## 10.3.16.2 Slave mode: Trigger mode

In trigger mode, the trigger event (rising edge/falling edge) of the input port can trigger the counter to start counting. The following is an example of a trigger pattern:

- 1. Channel 2 is configured as input to detect the rising edge of TI2 (TIMx\_CCMOD1.CC2SEL=01, TIMx\_CCEN.CC2P=0);
- 2. Select from mode to trigger mode (TIMx\_SMCTRL.SMSEL=110), select TI2 for trigger input (TIMx\_SMCTRL.TSEL=110);

When a rising edge is detected on TI2, the counter starts counting, and the trigger flag is set (TIMx\_STS.TITF=1);

The delay between the rising edge on TI2 and the actual start of the counter is due to the resynchronization circuit on TI2 input.




Figure 10-28 Control Circuit in Trigger Mode

#### 10.3.16.3 Slave mode: Gated mode

In gated control mode, the level polarity of the input port can control whether the counter counts.

The following is an example of a gated pattern:

- 1. Channel 1 is configured as input detection active low on TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx\_CCEN.CC1P=1);
- 2. Select the slave mode as the gated mode (TIMx\_SMCTRL.SMSEL=101), and select TI1 as the trigger input (TIMx\_SMCTRL.TSEL=101);
- 3. Start counter (TIMx CTRL1.CNTEN = 1)


When TI1 detects that the level changes from low to high, the counter stops counting, and when TI1 detects that the level changes from high to low, the counter starts counting, and the trigger flag will be set(TIMx\_STS.TITF=1) when it starts or stops counting;

The delay between the rising edge on TI1 and the actual stop of the counter is due to the resynchronization circuit on



TI1 input.

Figure 10-29 Control Circuit in Gated Mode



## **10.3.16.4** Slave mode: Trigger Mode + External Clock Mode 2

In reset mode, trigger mode and gate control mode, the counter clock can be selected as external clock mode 2, and the ETR signal is used as the external clock source input. At this time, the trigger selection needs to select non-ETRF (TIMx SMCTRL.TSEL=111).

Here is an example:

- 1. Channel 1 is configured as input to detect the rising edge of TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx CCEN.CC1P=0).
- 2. Enable external clock mode 2 (TIMx\_SMCTRL.EXCEN=1), select rising edge for external trigger polarity (TIMx\_SMCTRL.EXTP=0), select slave mode as trigger mode (TIMx\_SMCTRL.SMSEL=110), select TI1 for trigger input (TIMx\_SMCTRL.TSEL=101).

When TI1 detects a rising edge, the counter starts counting on the rising edge of ETR, and the trigger flag is set (TIMx STS.TITF=1).






Figure 10-30 Control Circuit in Trigger Mode + External Clock Mode2

#### 10.3.17 Timer Synchronization

All TIM timers are internally interconnected for timer synchronization or chaining. For more details, see 11.3.14.

#### 10.3.18 Generating Six-Step PWM Output

In order to modify the configuration of all channels at the same time, the configuration of the next step can be set in advance (the preloaded bits are OCxMD, CCxEN and CCxNEN). When a COM commutation event occurs, the OCxMD, CCxEN, and CCxNEN preload bits are transferred to the shadow register bits.

Methods to generate a COM commutation event:

- 1. Software sets TIMx EVTGEN.CCUDGN;
- 2. Generated by hardware on the rising edge of TRGI;

When a COM commutation event occurs, the TIMx\_STS.COMITF flag will be set, enabling interrupts (TIMx\_DINTEN.COMIEN) will generate interrupts, and enabling DMA requests (TIMx\_DINTEN.COMDEN) will generate DMA requests.

The following figure shows the output timing diagram of OCx and OCxN when a COM commutation event occurs in three different configurations:




Figure 10-31 6-Step PWM Generation, COM Example (OSSR=1)

#### 10.3.19 Encoder Interface Mode

The encoder uses two inputs, TI1 and TI2 as the interface and the counter counts on every edge change on TI1FP1 or TI2FP2. The counting direction is automatically controlled by hardware TIMx\_CTRL1.DIR. There are three types of encoder counting modes:

- 1. The counter only counts on the edge of TI1, TIMx SMCTRL.SMSEL = '001';
- 2. The counter only counts on the edge of TI2, TIMx SMCTRL.SMSEL = '010';
- 3. The counter counts on the edges of TI1 and TI2 at the same time, TIMx SMCTRL.SMSEL = '011';

The encoder interface is equivalent to using an external clock with direction selection, and the counter only counts continuously between 0 and the auto-reload value (TIMx\_AR.AR [15:0]). Therefore, it is necessary to configure the auto-reload register TIMx\_AR in advance.

Note: Encoder mode and external clock mode 2 are not compatible and must not be selected together.

The relationship between the counting direction and the encoder signal is shown in Table 10-1 Counting Direction Versus Encoder Signals:




**Table 10-1 Counting Direction Versus Encoder Signals** 

	Level on opposite signals	TI1FP1	1 signal	TI2FP2	2 signal
Active edge	(TI1FP1 forTI2, TI2FP2 for TI1)	Rising	Falling	Rising	Falling
Counting only at TI1	High	Counting down	Counting up	Don't count	Don't count
Counting only at TI1	Low	Counting up	Counting down	Don't count	Don't count
Counting only at TI2	High	Don't count	Don't count	Counting up	Counting down
Counting only at TI2	Low	Don't count	Don't count	Counting down	Counting up
Counting on	High	Counting down	Counting up	Counting up	Counting down
TI1 and TI2	Low	Counting up	Counting down	Counting down	Counting up

Here is an example of an encoder with dual edge selected for triggering to suppress input jitter:

- 1. IC1FP1 is mapped to TI1 (TIMx CCMOD1.CC1SEL= '01'), IC1FP1 is not inverted (TIMx CCEN.CC1P= '0');
- 2. IC1FP2 is mapped to TI2 (TIMx CCMOD2.CC2SEL= '01'), IC2FP2 is not inverted (TIMx CCEN.CC2P= '0');
- 3. The input is valid on both rising and falling edges (TIMx SMCTRL.SMSEL = '011');
- 4. Enable counter TIMx\_CTRL1.CNTEN= '1';

Figure 10-32 Example of Counter Operation in Encoder Interface Mode



The following figure shows the example of counter behavior when IC1FP1 polarity is inverted (CC1P= '1', other configurations are the same as above)






Figure 10-33 Encoder Interface Mode Example with IC1FP1 Polarity Inverted

#### 10.3.20 Interfacing with Hall Sensor

Connect the Hall sensor to the three input pins (CC1, CC2 and CC3) of the timer, and then select the XOR function to pass the inputs of TIMx\_CH1, TIMx\_CH2 and TIMx\_CH3 through the XOR gate as the output of TI1 to channel 1 for capture signal.


The timer needs to be configured as the reset mode in slave mode (TIMx\_SMCTRL.SMSEL= '100'); the edge of the trigger select T11 triggers T11F\_ED (TIMx\_SMCTRL.TSEL= '100'), any change in the Hall 3 inputs will trigger the counter to recount, so it is used as a time reference; the capture/compare channel 1 is configured to capture the TRC signal in capture mode (TIMx\_CCMOD1.CC1SEL= '11'), which is used to calculate the two input time intervals, thereby reflecting the motor speed.

Select timer channel 2 to output pulses to the advanced timer to trigger the COM event of the advanced timer to update the control bits of the output PWM. The trigger selection of the advanced timer needs to select the corresponding internal trigger signal (TIMx\_SMCTRL.TSEL="ITRx"), the capture/compare preload control bit needs to be configured to support preload (TIMx\_CTRL2.CCPCTL=1) and support the rising edge of TRGI Trigger an update (TIMx\_CTRL2.CCUSEL=1).

This example is shown in the following figure.



Figure 10-34 Example of Hall Sensor Interface





# 10.4 TIMx Register (x=1, 8)

For abbreviations used in registers, see section 1.1.

These peripheral registers can be operated as half word (16-bits) or one word (32-bits).

## 10.4.1 TIMx Register Overview

Table 10-2 TIMx Register Overview

Offset	Register	31	30	29	28	/7	26	c 2 7	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	TIMx_CTRL1					ı		Reserved							PBKPEN	LBKPEN	CLRSEL	Reserved	Reserved	Reserved	CISEL	IOMBKPEN	[0:1]d 7	CLAD[1:0]	ARPEN	CAMSEL[1:0	_	DIR	ONEPM	UPRS	UPDIS	CNTEN
	Reset Value							~						Ì	0	0	0	R	R	R	0	0	0	0	0	0	0	0	0	0	0	0
004h	TIMx_CTRL2							Keserved						OI6	Reserved	\$IO	Reserved	OI4	OI3N	£IO	OI2N	OI2	OIIN	IIO	TIISEL		MMSEL[ 2:0]	1	CCDSET	CCUSEL	Reserved	CCPCTL
	Reset Value						,	3						0	Re	0	Re	0	0	0	0	0	0	0	0	0	0	0	0	0	Re	0
008h	TIMx_SMCTRL								Reserved								EXTP	EXCEN	EXTPS	1:0]		EXTF[3:	[0		MSMD		TSEL[2: 01	1	Reserved		SMSEL	2:0]
	Reset Value								28								0	0	0	0	0	0	0	0	0	0	0	0	Re	0	0	0
00Ch	TIMx_DINTEN								Reserved									TDEN	COMDEN	CC4DEN	CC3DEN	CC2DEN	CCIDEN	UDEN	BIEN	TIEN	COMIEN	CC4IEN	CC3IEN	CC2IEN	CCIIEN	UIEN
	Reset Value								R									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
010h	TIMx_STS							Reserved							CC61TF	CCSITF		Reserved		CC40CF	CC30CF	CC20CF	CC10CF	Reserved	BITF	TITF	COMITF	CC4ITF	CC31TF	CC2ITF	CCIITF	UDITF
	Reset Value							Re							0	0		Re		0	0	0	0	Re	0	0	0	0	0	0	0	0
014h	TIMx_EVTGEN											Recented	sei veu												BGN	TGN	CCUDGN	CC4GN	CC3GN	CC2GN	CCIGN	UDGN
	Reset Value											ď	Ž												0	0	0	0	0	0	0	0
	TIMx_CCMOD1								Reserved								OC2CEN		OC2MD[2 :0]	7	OC2PEN	OC2FEN	CC2SEL[	1:0]	OCICEN		OC1MD[2 :0]	1	OCIPEN	OCIFEN		CCISEL[ 1:0]
	Reset Value								Ϋ́.								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
018h	TIMx_CCMOD1								Reserved									10.525.01	ICZF[3:0]		10:110:3dc:01	1021.00	[0:1] IBSC35	CC2SEL[1:0]		10.1512.01	IC1F[3:0]		101110001101	lc:rəc[1:0]		CC1SEL[1:0]
	Reset Value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01Ch	TIMx_CCMOD2								Reserved								OC4CEN		OC4MD[2 :0]	?	OC4PEN	OC4FEN	CC4SEL[	1:0]	OC3CEN		OC3MD[2 :0]	1	OC3PEN	OC3FEN		CC3SEL[ 1:0]
	Reset Value								R.								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01Ch	TIMx_CCMOD2								Reserved									LCAEL2.01	IC4r[3:0]		[0,1]OSdk71	10-11-07	[0:1] I33755	CC48EL[1:0]		10.51215.01	IC3F[3:0]		10.17000001	103F3C[1:0]		CC3SEL[1:0]
	Reset Value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
020h	TIMx_CCEN					Reserved					CC6P	CC6EN	Reserved	PO TOSON	CC5P	CCSEN	Document	Reserved	CC4P	CC4EN	CC3NP	CC3NEN	CC3P	CC3EN	CC2NP	CC2NEN	CC2P	CC2EN	CCINP	CCINEN	CC1P	CCIEN




Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved			Π.	1.	_	200			Ι.	T			Т	T	_ [	_	T	Τ.	Ι.,	T.,	I	T		Ι.	_		I	I	Г		I	Ī			
TIMS_CNT   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved	Offset	Register	31	30	29	28	27	26	Š	7	24	23	+	+	20	19	- 2	-	╂	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case   Case													0	)	0			0	0			0	0	0	0	0				0	0	0	0	0	0
TIMs_PSC   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved	024h	TIMx_CNT	4							]	Reserv	/ed								L	1	1	1	1	1	1	С	NT[1	5:0]	1		1			
Color   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   R		Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TIMs AR   Reserved	028h	TIMx_PSC	4							I	Reserv	/ed								L	1	1	1	1		1	1	_	_	1	1				
Reservable   Reserved	-	Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TIMS_REPCNT   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserv	02Ch	TIMx_AR	4							]	Reser	/ed								L	1	1	1	1		1	A	AR[15	5:0]	1	1				
Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved		Reset Value																		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Reset Value   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserved   Reserv	030h	TIMx_REPCNT												]	Resei	rved															RE	PCNT	[7:0]		
O   O   O   O   O   O   O   O   O   O		Reset Value																										0	0	0	0	0	0	0	0
Reset Value     0   0   0   0   0   0   0   0   0	034h	TIMx_CCDAT1	1							1	Reserv	/ed								L							CCI	DAT1	[15:0	)]					
Reset Value   Reserved		Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset Value	038h	TIMx_CCDAT2								1	Reserv	/ed								L							CCI	DAT2	[15:0	)]					
O	05011	Reset Value									10001	· ·								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset Value	03Ch	TIMx_CCDAT3								1	Reserv	/ed								L	<del></del>														
Out   Reserved   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out   Out	03011	Reset Value									110.501	- Cu								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset Value   O   O   O   O   O   O   O   O   O	040h	TIMx_CCDAT4								1	Reserv	red								L							CCI	DAT4	[15:0	)]					
Reset Value	0.4011	Reset Value									Reser	cu										0	0	0	0		0	0	0	0	0	0	0	0	0
TIMx_DCTRL   Reset Value   DBLEN[4:0]   DBLEN[4:0]   DBADDR[4:0]	044h	TIMx_BKDT								1	Reserv	/ed								MOEN	AOEN	BKP	BKEN	OSSR	ISSO	LCKCF	G[1:0]				D	TGN[	7:0]		
TIMx_DADDR Reserved    Column		Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
TIMx_DADDR Reserved    Column	048h	TIMx_DCTRL										prived											L	DBI	LEN[	4:0]			erved			D	BAD	DR[4	:0]
04Ch Reset Value		Reset Value										R											0	0	0	0	0		Res		0	0	0	0	0
Reserved    O   O   O   O   O   O   O   O   O	04Ch	TIMx_DADDR								1	Reserv	/ed								L							BU	RST[	[15:0]						
Reset Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		Reset Value																		-			0	_		0	0				0			0	0
Reset Value	050h	TIMx_CCMOD3	3							1	Reserv	/ed								OC6CEN		OC6MD[2	?	OC6PEN	OC6FEN	,	served	OCSCEN		OC5MD[2	?	OCSPEN	OCSFEN		served
054h Reserved		Reset Value																		0	0	0	0	0	0	1	<u>~</u>	0	0	0	0	0	0		×.
	05.41	TIMx_CCDAT5	5								Davis	d															CCI	DAT5	[15:0	)]					
	054h	Reset Value		Kesei veu							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									
TIMx_CCDAT6 CCDAT6[15:0]	0.501	TIMx_CCDAT6	5	D												CCI	DAT6	[15:0	)]																
058h Reset Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	058h	Reset Value									Keser	red								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# 10.4.2 Control Register 1 (TIMx\_CTRL1)

Offset address: 0x00

Reset value: 0x0000 0000





Bit Field	Name	Description
31:18	Reserved	Reserved, the reset value must be maintained
17	PBKPEN	PVD as BKP enable
		0: Disable
		1: Enable
16	LBKPEN	LockUp as BKP enable
		0: Disable
		1: Enable
15	CLRSEL	OCxREF clear selection
		0: Select the external OCxREF clear from ETR
		1: Select the internal OCxREF clear from comparator
14:12	Reserved	Reserved, the reset value must be maintained
11	C1SEL	Channel 1 selection
		0: Select external CH1 signal from IOM
		1: Select internal CH1 signal from COMP
10	IOMBKPEN	Enabling IOM as BKP
		0: Enable. Select external break (from IOM) signal.
		1: Disable. Select internal break (from COMP) signal.
9:8	CLKD[1:0]	Clock division
		CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DTS (clock used
		for dead-time generator and digital filters (ETR, TIx))
		$00: t_{DTS} = t_{CK\_INT}$
		$01: t_{DTS} = 2 \times t_{CK\_INT}$
		$10: t_{DTS} = 4 \times t_{CK\_INT}$
		11: Reserved, do not use this configuration
7	ARPEN	ARPEN: Auto-reload preload enable
		0: Shadow register disable for TIMx_AR register
		1: Shadow register enable for TIMx_AR register
6:5	CAMSEL[1:0]	Center-aligned mode selection
		00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.
		01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when down-counting.
		10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when up-counting.
		11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when up-counting or down-counting.
		Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the
		counter is still enabled ( $TIMx\_CTRL1.CNTEN = 1$ ).
4	DIR	Direction
		0: Up-counting
		1: Down-counting
		Note: This bit is read-only when the counter is configured in center-aligned mode or encoder
		mode.




Bit Field	Name	Description
3	ONEPM	One-pulse mode
		0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.
		1: Enable one-pulse mode, the counter stops counting when the next update event occurs
		(clearing TIMx_CTRL1.CNTEN bit)
2	UPRS	Update request source
		This bit is used to select the UEV event sources by software.
		0: If update interrupt or DMA request is enabled, any of the following events will generate an
		update interrupt or DMA request:
		- Counter overflow/underflow
		- The TIMx_EVTGEN.UDGN bit is set
		Update generation from the slave mode controller
		1: If update interrupt or DMA request is enabled, only counter overflow/underflow will
		generate update interrupt or DMA request
1	UPDIS	Update disable
		This bit is used to enable/disable the Update event (UEV) events generation by software.
		0: Enable UEV. UEV will be generated if one of following condition been fulfilled:
		- Counter overflow/underflow
		- The TIMx_EVTGEN.UDGN bit is set
		Update generation from the slave mode controller
		Shadow registers will update with preload value.
		1: UEV disabled. No update event is generated, and the shadow registers (AR, PSC, and
		CCDATx) keep their values. If the TIMx_EVTGEN.UDGN bit is set or a hardware reset is
		issued by the slave mode controller, the counter and prescaler are reinitialized.
0	CNTEN	Counter Enable
		0: Disable counter
		1: Enable counter
		Note: external clock, gating mode and encoder mode can only work after
		TIMx_CTRL1.CNTEN bit is set in the software. Trigger mode can automatically set
		TIMx_CTRL1.CNTEN bit by hardware.

## 10.4.3 Control Register 2 (TIMx\_CTRL2)

Offset address: 0x04

Reset value: 0x0000 0000





Bit Field	Name	Description
31:19	Reserved	Reserved, the reset value must be maintained
18	OI6	Output idle state 6 (OC6 output). See TIMx_CTRL2.OI1 bit.
17	Reserved	Reserved, the reset value must be maintained
16	OI5	Output idle state 5 (OC5 output). See TIMx_CTRL2.OI1 bit.
15	Reserved	Reserved, the reset value must be maintained
14	OI4	Output idle state 4 (OC4 output). See TIMx_CTRL2.OI1 bit.
13	OI3N	Output idle state 3 (OC3N output). See TIMx_CTRL2.OI1N bits.
12	OI3	Output idle state 3 (OC3 output). See TIMx_CTRL2.OI1 bit.
11	OI2N	Output idle state 2 (OC2N output). See TIMx_CTRL2.OI1N bits.
10	OI2	Output idle state 2 (OC2 output). See TIMx_CTRL2.OI1 bit.
9	OI1N	Output Idle state 1 (OC1N Output)
		0: When TIMx_BKDT.MOEN = 0, after dead-time OC1N = 0
		1: When TIMx_BKDT.MOEN = 0, after dead-time OC1N = 1
8	OI1	Output Idle state 1
		0: When TIMx_BKDT.MOEN = 0, if OC1N is implemented, after dead-time OC1 = 0
		1: When TIMx_BKDT.MOEN = 0, if OC1N is implemented, after dead-time OC1 = 1
7	TI1SEL	TI1 selection
		0: TIMx_CH1 pin connected to TI1 input.
		1: TIMx_CH1, TIMx_CH2, and TIMx_CH3 pins are XOR connected to the TI1 input.
6:4	MMSEL[2:0]	Master Mode Selection
		These 3 bits (TIMx_CTRL2. MMSEL [2:0]) are used to select the synchronization information
		(TRGO) sent to the slave timer in the master mode. Possible combinations are as follows:
		000: Reset –When the TIMx_EVTGEN.UDGN is set or a reset is generated by the slave mode
		controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed
		compared to the actual reset.
		001: Enable - The TIMx_CTRL1.CNTEN bit is used as the trigger output (TRGO). Sometimes
		you need to start multiple timers at the same time or enable slave timer for a period of time.
		The counter enable signal is set when TIMx_CTRL1.CNTEN bit is set or the trigger input in
		gated mode is high.
		When the counter enable signal is controlled by the trigger input, there is a delay on TRGO
		except if the master/slave mode is selected (see the description of the TIMx_SMCTRL.MSMD
		bit).
		010: Update - The update event is selected as the trigger output (TRGO). For example, a master
		timer clock can be used as a slave timer prescaler.
		011: Compare pulse - Triggers the output to send a positive pulse (TRGO) when the
		TIMx_STS.CC1ITF is to be set (even if it is already high), when a capture or a comparison
		succeeds.
		100: Compare - OC1REF signal is used as the trigger output (TRGO).
		101: Compare - OC2REF signal is used as the trigger output (TRGO).
		110: Compare - OC3REF signal is used as the trigger output (TRGO).
		111: Compare - OC4REF signal is used as the trigger output (TRGO).




Bit Field	Name	Description
3	CCDSEL	Capture/compare DMA selection
		0: When a CCx event occurs, a DMA request for CCx is sent.
		1: When an update event occurs, a DMA request for CCx is sent.
2	CCUSEL	Capture/compare control update selection
		0: If TIMx_CTRL2.CCPCTL = 1, they can only be updated by setting CCUDGN bits
		1: If TIMx_CTRL2.CCPCTL = 1, they can be updated by setting CCUDGN bits or a rising edge
		on TRGI.
		Note: This bit only applied to channels with complementary outputs.
1	Reserved	Reserved, the reset value must be maintained
0	CCPCTL	Capture/ Compare preloaded control
		0: No preloading of CCxEN, CCxNEN and OCxMD bits occurs.
		1: Preloading of CCxEN, CCxNEN and OCxMD bits occurs. they are updated only when a
		commutation event COM occurs (CCUDGN bit set or rising edge on TRGI depending on
		CCUSEL bit)
		Note: This bit only applied to channels with complementary outputs.

## 10.4.4 Slave Mode Control Register (TIMx\_SMCTRL)

Offset address: 0x08

Reset value: 0x0000



Bit	Name	Description
Field		
15	EXTP	External trigger polarity
		This bit is used to select whether the trigger operation is to use ETR or the inversion of ETR.
		0: ETR active at high level or rising edge.
		1: ETR active at low level or falling edge.
14	EXCEN	External clock enable
		This bit is used to enable external clock mode 2, and the counter is driven by any active edge on
		the ETRF signal in this mode.
		0: External clock mode 2 disable.
		1: External clock mode 2 enable.
		Note 1: When external clock mode 1 and external clock mode 2 are enabled at the same time, the
		input of the external clock is ETRF.
		Note 2: The following slave modes can be used simultaneously with external clock mode 2: reset
		mode, gated mode and trigger mode; However, TRGI cannot connect to ETRF
		$(TIMx\_SMCTRL.TSEL \neq '111').$



Bit	Name	Description
Field		
		Note 3: Setting the TIMx_SMCTRL.EXCEN bit has the same effect as selecting external clock
		mode 1 and connecting TRGI to ETRF (TIMx_SMCTRL.SMSEL = 111 and TIMx_SMCTRL.TSEL
		= 111).
13:12	EXTPS[1:0]	External trigger prescaler
		The frequency of the external trigger signal ETRP must be at most 1/4 of TIMxCLK frequency.
		When a faster external clock is input, a prescaler can be used to reduce the frequency of ETRP.
		00: Prescaler disable
		01: ETRP frequency divided by 2
		10: ETRP frequency divided by 4
		11: ETRP frequency divided by 8
11:8	EXTF[3:0]	External trigger filter
		These bits are used to define the frequency at which the ETRP signal is sampled and the
		bandwidth of the ETRP digital filtering. In effect, the digital filter is an event counter that
		generates a validate output after consecutive N events are recorded.
		0000: No filter, sampling at f <sub>DTS</sub>
		0001: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 2$
		0010: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 4$
		0011: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 8$
		0100: $f_{SAMPLING} = f_{DTS}/2$ , $N = 6$
		$0101: f_{SAMPLING} = f_{DTS}/2, N = 8$
		$0110: f_{SAMPLING} = f_{DTS}/4, N = 6$
		0111: $f_{SAMPLING} = f_{DTS}/4$ , $N = 8$
		1000: $f_{SAMPLING} = f_{DTS}/8$ , $N = 6$
		1001: $f_{SAMPLING} = f_{DTS}/8$ , $N = 8$
		1010: $f_{SAMPLING} = f_{DTS}/16$ , $N = 5$
		1011: $f_{SAMPLING} = f_{DTS}/16$ , $N = 6$
		1100: $f_{SAMPLING} = f_{DTS}/16$ , $N = 8$
		1101: $f_{SAMPLING} = f_{DTS}/32$ , $N = 5$
		1110: $f_{SAMPLING} = f_{DTS}/32$ , $N = 6$
		1111: $f_{SAMPLING} = f_{DTS}/32$ , $N = 8$
7	MSMD	Master/ Slave mode
		0: No action
		1: Events on the trigger input (TRGI) are delayed to allow a perfect synchronization between the
		current timer (via TRGO) and its slaves. This is useful when several timers are required to be
		synchronized to a single external event.
6:4	TSEL[2:0]	Trigger selection
		These 3 bits are used to select the trigger input of the synchronous counter.
		000: Internal trigger 0 (ITR0) 100: TI1 edge detector (TI1F_ED)
		001: Internal trigger 1 (ITR1) 101: Filtered timer input 1(TI1FP1)
		010: Internal trigger 2 (ITR2) 110: Filtered timer input 2 (TI2FP2)
		011: Internal trigger 3 (ITR3) 111: External triggered Input (ETRF)




Bit	Name	Description
Field		
		For more details on ITRx, see Table 10-3 below.
		Note: These bits must be changed only when not in use (e. g. TIMx_SMCTRL.SMSEL=000) to
		avoid false edge detection at the transition.
3	Reserved	Reserved, the reset value must be maintained
2:0	SMSEL[2:0]	Slave mode selection
		When an external signal is selected, the active edge of the trigger signal (TRGI) is linked to the
		selected external input polarity (see input control register and control register description)
		000: Disable slave mode. If TIMx_CTRL1.CNTEN = 1, the prescaler is driven directly by the
		internal clock.
		001: Encoder mode 1. According to the level of TI2FP2, the counter up-counting or down-
		counting on the edge of TI1FP1.
		010: Encoder mode 2. According to the level of TI1FP1, the counter up-counting or down-
		counting on the edge of TI2FP2.
		011: Encoder mode 3. According to the input level of another signal, the counter up-counting or
		down-counting on the edges of TI2FP1 and TI2FP2.
		100: Reset mode. On the rising edge of the selected trigger input (TRGI), the counter is
		reinitialized and the shadow register is updated.
		101: Gated mode. When the trigger input (TRGI) is high, the clock of the counter is enabled. Once
		the trigger input becomes low, the counter stops counting, but is not reset. In this mode, the start
		and stop of the counter are controlled.
		110: Trigger mode. When a rising edge occurs on the trigger input (TRGI), the counter is started
		but not reset. In this mode, only the start of the counter is controlled.
		111: External clock mode 1. The counter is clocked by the rising edge of the selected trigger input
		(TRGI).
		Note: Do not use gated mode if TIIF_ED is selected as the trigger input
		(TIMx_SMCTRL.TSEL=100). This is because TI1F_ED outputs a pulse for each TI1F transition,
		whereas gated mode checks the level of the triggered input.

#### **Table 10-3 TIMx Internal Trigger Connection**

Slave Timer	ITR0 (TSEL = 000)	ITR1 (TSEL = 001)	ITR2 (TSEL = 010)	ITR3 (TSEL = 011)
TIM1	TIM5	TIM2	TIM3	TIM4
TIM8	TIM1	TIM2	TIM4	TIM5

## 10.4.5 DMA/Interrupt Enable Registers (TIMx\_DINTEN)

Offset address: 0x0C Reset value: 0x0000





Bit Field	Name	Description
15	Reserved	Reserved, the reset value must be maintained
14	TDEN	Trigger DMA request enable
		0: Disable trigger DMA request
		1: Enable trigger DMA request
13	COMDEN	COM DMA request enable
		0: Disable COM DMA request
		1: Enable COM DMA request
12	CC4DEN	Capture/Compare 4 DMA request enable
		0: Disable capture/compare 4 DMA request
		1: Enable capture/compare 4 DMA request
11	CC3DEN	Capture/Compare 3 DMA request enable
		0: Disable capture/compare 3 DMA request
		1: Enable capture/compare 3 DMA request
10	CC2DEN	Capture/Compare 2 DMA request enable
		0: Disable capture/compare 2 DMA request
		1: Enable capture/compare 2 DMA request
9	CC1DEN	Capture/Compare 1 DMA request enable
		0: Disable capture/compare 1 DMA request
		1: Enable capture/compare 1 DMA request
8	UDEN	Update DMA request enable
		0: Disable update DMA request
		1: Enable update DMA request
7	BIEN	Break interrupt enable
		0: Disable break interrupt
		1: Enable break interrupt
6	TIEN	Trigger interrupt enable
		0: Disable trigger interrupt
		1: Enable trigger interrupt
5	COMIEN	COM interrupt enable
		0: Disable COM interrupt
		1: Enable COM interrupt
4	CC4IEN	Capture/Compare 4 interrupt enable
		0: Disable capture/compare 4 interrupt
		1: Enable capture/compare 4 interrupt
3	CC3IEN	Capture/Compare 3 interrupt enable
		0: Disable capture/compare 3 interrupt
		1: Enable capture/compare 3 interrupts
2	CC2IEN	Capture/Compare 2 interrupt enable
		0: Disable capture/compare 2 interrupt
		1: Enables capture/compare 2 interrupts
1	CC1IEN	Capture/Compare 1 interrupt enable



Bit Field	Name	Description
		0: Disable capture/compare 1 interrupt
		1: Enables capture/comparing 1 interrupt
0	UIEN	Update interrupt enable
		0: Disable update interrupt
		1: Enables update interrupt

## 10.4.6 Status Registers (TIMx\_STS)

Offset address: 0x10

Reset value: 0x0000 0000

31													18	17	16
			1	1	1	Rese	erved		1			1	1	CC6ITF	CC5ITF
15	•	13	12	11	10	9	8	7	6	5	4	3	2	rc_w0	rc_w0
	Reserved		CC4OCF	CC3OCF	CC2OCF	CC1OCF	Reserved	BITF	TITF	COMITF	CC4ITF	CC3ITF	CC2ITF	CC1ITF	UDITF
			rc_w0	rc_w0	rc_w0	rc_w0		rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0

Bit Field	Name	Description
31: 18	Reserved	Reserved, the reset value must be maintained
17	CC6ITF	Capture/Compare 6 interrupt flag
		See TIMx_STS.CC1ITF description.
16	CC5ITF	Capture/Compare 5 interrupt flag
		See TIMx_STS.CC1ITF description.
15: 13	Reserved	Reserved, the reset value must be maintained
12	CC4OCF	Capture/Compare 4 overcapture flag
		See TIMx_STS.CC1OCF description.
11	CC3OCF	Capture/Compare 3 overcapture flag
		See TIMx_STS.CC1OCF description.
10	CC2OCF	Capture/Compare 2 overcapture flags
		See TIMx_STS.CC1OCF description.
9	CC10CF	Capture/Compare 1 overcapture flag
		This bit is set by hardware only when the corresponding channel is configured in input capture
		mode. Cleared by software writing 0.
		0: No overcapture occurred
		1: TIMx_STS.CC1ITF was already set when the value of the counter has been captured in the
		TIMx_CCDAT1 register.
8	Reserved	Reserved, the reset value must be maintained
7	BITF	Break interrupt flag
		This bit is set by hardware once the brake input is active. This bit is cleared by software when
		the brake input becomes inactive.
		0: No break event occurred
		1: An active level has been detected



Bit Field	Name	Description
6	TITF	Trigger interrupt flag
		This bit is set by hardware when an active edge is detected on the TRGI input when the slave
		mode controller is in a mode other than gated. This bit is set by hardware when any edge in
		gated mode is detected. This bit is cleared by software.
		0: No trigger event occurred
		1: Trigger interrupt occurred
5	COMITF	COM interrupt flag
		This bit is set by hardware once a COM event is generated (when TIMx_CCEN.CCxEN,
		TIMx_CCEN.CCxNEN, TIMx_CCMOD1.OCxMD have been updated). This bit is cleared by
		software.
		0: No COM event occurred
		1: COM interrupt pending
4	CC4ITF	Capture/Compare 4 interrupt flag
		See TIMx_STS.CC1ITF description.
3	CC3ITF	Capture/Compare 3 interrupt flag
		See TIMx_STS.CC1ITF description.
2	CC2ITF	Capture/Compare 2 interrupt flag
		See TIMx_STS.CC1ITF description.
1	CC1ITF	Capture/Compare 1 interrupt flag
		When the corresponding channel of CC1 is in output mode:
		Except in center-aligned mode, this bit is set by hardware when the counter value is the same as
		the compare value (see TIMx_CTRL1.CAMSEL bit description). This bit is cleared by
		software.
		0: No match occurred.
		1: The value of TIMx_CNT is the same as the value of TIMx_CCDAT1.
		When the value of TIMx_CCDAT1 is greater than the value of TIMx_AR, the
		TIMx_STS.CC1ITF bit will go high if the counter overflows (in up-counting and up/down-
		counting modes) and underflows in down-counting mode.
		When the corresponding channel of CC1 is in input mode:
		This bit is set by hardware when the capture event occurs. This bit is cleared by software or by
		reading TIMx_CCDAT1.
		0: No input capture occurred.
		1: Input capture occurred. Counter value has captured in the TIMx_CCDAT1. An edge with the
		same polarity as selected has been detected on IC1.
0	UDITF	Update interrupt flag
		This bit is set by hardware when an update event occurs under the following conditions:
		<ul> <li>When TIMx_CTRL1.UPDIS = 0, and repeat counter value overflow or underflow (An</li> </ul>
		update event is generated when the repeat counter equals 0).
		<ul> <li>When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and set the</li> </ul>
		TIMx_EVTGEN.UDGN bit by software to reinitialize the CNT.
		- When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and the counter CNT is
		reinitialized by the trigger event. (See TIMx_SMCTRL Register description)



Bit Field	Name	Description
		This bit is cleared by software.
		0: No update event occurred
		1: Update interrupt occurred

## **10.4.7** Event Generation Registers (TIMx\_EVTGEN)

Offset address: 0x14 Reset values: 0x0000



Bit Field	Name	Description
15: 8	Reserved	Reserved, the reset value must be maintained
7	BGN	Break generation
		This bit can generate a brake event when set by software. And at this time TIMx_BKDT.MOEN
		= 0, TIMx_STS.BITF = 1, if the corresponding interrupt and DMA are enabled, the
		corresponding interrupt and DMA will be generated. This bit is automatically cleared by
		hardware.
		0: No action
		1: Generated a break event
6	TGN	Trigger generation
		This bit can generate a trigger event when set by software. And at this time TIMx_STS.TITF =
		1, if the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA
		will be generated. This bit is automatically cleared by hardware.
		0: No action
		1: Generated a trigger event
5	CCUDGN	Capture/Compare control update generation
		This bit is set by software. And if TIMx_CTRL2.CCPCTL = 1 at this time, the CCxEN,
		CCxNEN and OCxMD bits are allowed to be updated. This bit is automatically cleared by
		hardware.
		0: No action
		1: Generated a COM event
		Note: This bit is only valid for channels with complementary outputs.
4	CC4GN	Capture/Compare 4 generation
		See TIMx_EVTGEN.CC1GN description.
3	CC3GN	Capture/Compare 3 generation
		See TIMx_EVTGEN.CC1GN description.
2	CC2GN	Capture/Compare 2 generation
		See TIMx_EVTGEN.CC1GN description.
1	CC1GN	Capture/Compare 1 generation
		This bit can generate a capture/compare event when set by software. This bit is automatically




Bit Field	Name	Description
		cleared by hardware.
		When the corresponding channel of CC1 is in output mode:
		The TIMx_STS.CC1ITF flag will be pulled high, if the corresponding interrupt and DMA are
		enabled, the corresponding interrupt and DMA will be generated.
		When the corresponding channel of CC1 is in input mode:
		TIMx_CCDAT1 will capture the current counter value, and the TIMx_STS.CC1ITF flag will be
		pulled high, if the corresponding interrupt and DMA are enabled, the corresponding interrupt
		and DMA will be generated. If The TIMx_STS.CC1ITF is already pulled high, pull
		TIMx_STS.CC1OCF high.
		0: No action
		1: Generated a CC1 capture/compare event
0	UDGN	Update generation
		This bit can generate an update event when set by software. And at this time the counter will be
		reinitialized, the prescaler counter will be cleared, the counter will be cleared in center-aligned or up-
		counting mode, but take TIMx_AR in down-counting mode the value of the register. This bit is
		automatically cleared by hardware.
		0: No action
		1: Generated an update event

### 10.4.8 Capture/Compare Mode Register 1 (TIMx\_CCMOD1)

Offset address: 0x18
Reset value: 0x0000

Channels can be used for input (capture mode) or output (compare mode), and the direction of the channel is defined by the corresponding CCxSEL bit. The other bits of the register act differently in input and output modes. OCx describes the function of a channel in output mode, ICx describes the function of a channel in input mode. Hence, please note that the same bit can have different meanings for output mode and for input mode.

#### Output compare mode:



Bit Field	Name	Description
15	OC2CEN	Output Compare 2 clear enable
14:12	OC2MD[2:0]	Output Compare 2 mode
11	OC2PEN	Output Compare 2 preload enable
10	OC2FEN	Output Compare 2 fast enable
9:8	CC2SEL[1:0]	Capture/compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2




Bit Field	Name	Description
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active
		when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: $CC2SEL$ is writable only when the channel is off ( $TIMx\_CCEN.CC2EN = 0$ ).
7	OC1CEN	Output Compare 1 clear enable
		0: OC1REF is not affected by ETRF input level
		1: OC1REF is cleared immediately when the ETRF input level is detected as high
6:4	OC1MD[2:0]	Output Compare 1 mode
		These bits are used to manage the output reference signal OC1REF, which determines the
		values of OC1 and OC1N, and is valid at high levels, while the active levels of OC1 and
		OC1N depend on the TIMx_CCEN.CC1P and TIMx_CCEN.CC1NP bits.
		000: Frozen. Comparison between TIMx_CCDAT1 register and counter TIMx_CNT has no
		effect on OC1REF signal.
		001: Set channel 1 to the active level on match. When TIMx_CCDAT1 = TIMx_CNT,
		OC1REF signal will be forced high.
		010: Set channel 1 as inactive level on match. When TIMx_CCDAT1 = TIMx_CNT,
		OC1REF signal will be forced low.
		011: Toggle. When TIMx_CCDAT1 = TIMx_CNT, OC1REF signal will be toggled.
		100: Force to inactive level. OC1REF signal is forced low.
		101: Force to active level. OC1REF signal is forced high.
		110: PWM mode 1 - In up-counting mode, if TIMx_CNT < TIMx_CCDAT1, OC1REF signal
		of channel 1 is high, otherwise it is low. In down-counting mode, if TIMx_CNT >
		TIMx_CCDAT1, OC1REF signal of channel 1 is low, otherwise it is high.
		111: PWM mode 2 - In up-counting mode, if TIMx_CNT < TIMx_CCDAT1, OC1REF signal
		of channel 1 is low, otherwise it is high. In down-counting mode, if TIMx_CNT >
		TIMx_CCDAT1, OC1REF signal of channel 1 is high, otherwise it is low.
		Note 1: In PWM mode 1 or PWM mode 2, the OC1REF level changes only when the
		comparison result changes or when the output compare mode is switched from frozen mode to
		PWM mode.
3	OC1PEN	Output Compare 1 preload enable
		0: Disable preload function of TIMx_CCDAT1 register. Supports write operations to
		TIMx_CCDAT1 register at any time, and the written value is effective immediately.
		1: Enable preload function of TIMx_CCDAT1 register. Only read and write operations to
		preload registers. When an update event occurs, the value of TIMx_CCDAT1 is loaded into
		the active register.
		Note 1: Only when TIMx_CTRL1.ONEPM = 1(In one-pulse mode), PWM mode can be used
		without verifying the preload register, otherwise no other behavior can be predicted.
2	OC1FEN	Output Compare 1 fast enable
		This bit is used to speed up the response of the CC output to the trigger input event.
		0: CC1 behaves normally depending on the counter and CCDAT1 values, even if the trigger is
		ON. The minimum delay for activating CC1 output when an edge occurs on the trigger input
		is 5 clock cycles.



Bit Field	Name	Description
		1: An active edge of the trigger input acts like a comparison match on CC1 output. Therefore,
		OC is set to the comparison level regardless of the comparison result. The delay time for
		sampling the trigger input and activating the CC1 output is reduced to 3 clock cycles.
		OCxFEN only works if the channel is configured in PWM1 or PWM2 mode.
1: 0	CC1SEL[1:0]	Capture/compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channels are configured as inputs and IC1 is mapped to TRC. This mode is only
		active when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off ( $TIMx\_CCEN.CC1EN = 0$ ).

#### Input capture mode:



Bit Field	Name	Description
15:12	IC2F[3:0]	Input Capture 2 Filter
11:10	IC2PSC[1:0]	Input Capture 2 Prescaler
9:8	CC2SEL[1:0]	Capture/Compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC2SEL is writable only when the channel is off ( $TIMx\_CCEN.CC2EN = 0$ ).
7:4	IC1F[3:0]	Input Capture 1 filter
		These bits are used to define sampling frequency of TI1 input and the length of digital filter. The
		digital filter is an event counter that generates an output transition after N events are recorded.
		0000: No filter, sampling at fDTS frequency
		0001: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 2$
		0010: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 4$
		0011: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 8$
		0100: $f_{SAMPLING} = f_{DTS}/2$ , $N = 6$
		0101: $f_{SAMPLING} = f_{DTS}/2$ , $N = 8$
		0110: $f_{SAMPLING} = f_{DTS}/4$ , $N = 6$
		0111: $f_{SAMPLING} = f_{DTS}/4$ , $N = 8$
		1000: $f_{SAMPLING} = f_{DTS}/8$ , $N = 6$
		1001: $f_{SAMPLING} = f_{DTS}/8$ , $N = 8$




Bit Field	Name	Description
		1010: $f_{SAMPLING} = f_{DTS}/16$ , $N = 5$
		1011: $f_{SAMPLING} = f_{DTS}/16$ , $N = 6$
		1100: $f_{SAMPLING} = f_{DTS}/16$ , $N = 8$
		1101: $f_{SAMPLING} = f_{DTS}/32$ , $N = 5$
		1110: $f_{SAMPLING} = f_{DTS}/32$ , $N = 6$
		1111: $f_{SAMPLING} = f_{DTS}/32$ , $N = 8$
3:2	IC1PSC[1:0]	Input Capture 1 prescaler
		These bits are used to select the ratio of the prescaler for IC1 (CC1 input).
		When TIMx_CCEN.CC1EN = 0, the prescaler will be reset.
		00: No prescaler, capture is done each time an edge is detected on the capture input
		01: Capture is done once every 2 events
		10: Capture is done once every 4 events
		11: Capture is done once every 8 events
1:0	CC1SEL[1:0]	Capture/Compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channel is configured as input, IC1 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off ( $TIMx\_CCEN.CC1EN = 0$ ).

# 10.4.9 Capture/Compare Mode Register 2 (TIMx\_CCMOD2)

Offset address: 0x1C Reset value: 0x0000

See the description of the CCMOD1 register above

Output comparison mode:



Bit Field	Name	Description
15	OC4CEN	Output compare 4 clear enable
14:12	OC4MD[2:0]	Output compare 4 mode
11	OC4PEN	Output compare 4 preload enable
10	OC4FEN	Output compare 4 fast enable
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4



Bit Field	Name	Description
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: $CC4SEL$ is writable only when the channel is off $(TIMx\_CCEN.CC4EN = 0)$ .
7	OC3CEN	Output compare 3 clear enable
6:4	OC3MD[2:0]	Output compare 3 mode
3	OC3PEN	Output compare 3 preload enable
2	OC3FEN	Output compare 3 fast enable
1:0	CC3SEL[1:0]	Capture/Compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).

#### Input capture mode:

15		12	11	10	9	8	7			4	3	2	1	0
	IC4F[3:0]	1	IC4PS	C[1:0]	CC4S	EL[1:0]		IC3F	[3:0]		IC3PS	C[1:0]	CC3SE	EL[1:0]
	rw		r	w	r	w		r	w		r	w	r	w

Bit	Name	Description
Field		
15:12	IC4F[3:0]	Input Capture 4 filter
11:10	IC4PSC[1:0]	Input Capture 4 Prescaler
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC4SEL is writable only when the channel is off ( $TIMx\_CCEN.CC4EN = 0$ ).
7:4	IC3F[3:0]	Input Capture 3 filter
3:2	IC3PSC[1:0]	Input Capture 3 Prescaler
1:0	CC3SEL[1:0]	Capture/compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when



Bit	Name	Description
Field		
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).

## 10.4.10 Capture/Compare Enable Registers (TIMx\_CCEN)

Offset address: 0x20

Reset value: 0x0000 0000

3	31									22	21	20	19	18	17	16
	'			1	Rese	erved					CC6P	CC6EN	Rese	erved	CC5P	CC5EN
1	15	14	13	12	11	10	9	8	7	6	rw 5	rw 4	3	2	rw 1	rw 0
	Rese	rved	CC4P	CC4EN	CC3NP	CC3NEN	CC3P	CC3EN	CC2NP	CC2NEN	CC2P	CC2EN	CC1NP	CC1NEN	CC1P	CC1EN
			rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

D:4 E: .1.1	Name	Donatin tion
Bit Field		Description
31:22	Reserved	Reserved, the reset value must be maintained
21	CC6P	Capture/Compare 6 output polarity
		See TIMx_CCEN.CC1P description.
20	CC6EN	Capture/Compare 6 output enable
		See TIMx_CCEN.CC1EN description.
19: 18	Reserved	Reserved, the reset value must be maintained
17	CC5P	Capture/Compare 5 output polarity
		See TIMx_CCEN.CC1P description.
16	CC5EN	Capture/Compare 5 output enable
		See TIMx_CCEN.CC1EN description.
15:14	Reserved	Reserved, the reset value must be maintained
13	CC4P	Capture/Compare 4 output polarity
		See TIMx_CCEN.CC1P description.
12	CC4EN	Capture/Compare 4 output enable
		See TIMx_CCEN.CC1EN description.
11	CC3NP	Capture/Compare 3 Complementary output polarity
		See TIMx_CCEN.CC1NP description.
10	CC3NEN	Capture/Compare 3 complementary output enable
		See TIMx_CCEN.CC1NEN description.
9	CC3P	Capture/Compare 3 output polarity
		See TIMx_CCEN.CC1P description.
8	CC3EN	Capture/Compare 3 output enable
		See TIMx_CCEN.CC1EN description.
7	CC2NP	Capture/Compare 2 complementary output polarity
		See TIMx_CCEN.CC1NP description.



Bit Field	Name	Description
6	CC2NEN	Capture/Compare 2 complementary output enable
		See TIMx_CCEN.CC1NEN description.
5	CC2P	Capture/Compare 2 output polarity
		See TIMx_CCEN.CC1P description.
4	CC2EN	Capture/Compare 2 output enable
		See TIMx_CCEN.CC1EN description.
3	CC1NP	Capture/Compare 1 complementary output polarity
		0: OC1N active high
		1: OC1N active low
2	CC1NEN	Capture/Compare 1 complementary output enable
		0: Disable - Disable output OC1N signal. The level of OC1N depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.OI1,
		TIMx_CTRL2.OI1N and TIMx_CCEN.CC1EN.
		1: Enable - Enable output OC1N signal. The level of OC1N depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.OI1,
		TIMx_CTRL2.OI1N and TIMx_CCEN.CC1EN.
1	CC1P	Capture/Compare 1 output polarity
		When the corresponding channel of CC1 is in output mode:
		0: OC1 active high
		1: OC1 active low
		When the corresponding channel of CC1 is in input mode:
		At this time, this bit is used to select whether IC1 or the inverse signal of IC1 is used as the trigger
		or capture signal.
		0: non-inverted: Capture action occurs when IC1 generates a rising edge. When used as external
		trigger, IC1 is non-inverted.
		1: inverted: Capture action occurs when IC1 generates a falling edge. When used as external
		trigger, IC1 is inverted.
0	CC1EN	Capture/Compare 1 output enable
		When the corresponding channel of CC1 is in output mode:
		0: Disable - Disable output OC1 signal. The level of OC1 depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.OI1,
		TIMx_CTRL2.OI1N and TIMx_CCEN.CC1NEN.
		1: Enable - Enable output OC1 signal. The level of OC1N depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.OI1,
		TIMx_CTRL2.OI1N and TIMx_CCEN.CC1NEN.
		When the corresponding channel of CC1 is in input mode:
		At this time, this bit is used to disable/enable the capture function.
		0: Disable capture
		1: Enable capture



Table 10-4 Output Control Bits Of Complementary Ocx And Ocxn Channels With Break Function


Control Bits					Output State <sup>1)</sup>				
MOEN	OSSI	OSSR	CCxEN	CCxNEN	OCx Output state	OCxN Output state			
		0	0	0	•	Output disabled (not driven by timer) OCxN=0, OCxN_EN=0			
		0	0	1	Output disabled (not driven by timer)  OCx=0, OCx_EN=0	OCxREF + polarity, OCxN= OCxREF xor CCxNP, OCxN_EN=1			
		0	1	0	OCxREF + polarity, OCx= OCxREF xor CCxP, OCx_EN=1	Output disabled (not driven by timer) OCxN=0, OCxN_EN=0			
		0	1	1	OCxREF + polarity + dead-time, OCx_EN=1	Complementary to OCxREF + polarity + dead-time, OCxN_EN=1			
1	X	1	0	0	Output disabled (not driven by timer) OCx=CCxP, OCx_EN=0	Output disabled (not driven by timer) OCxN=CCxNP, OCxN_EN=0			
		1	0	1	Off-state (Output enabled with inactive state) OCx=CCxP, OCx_EN=1	OCxREF + polarity, OCxN= OCxREF xor CCxNP, OCxN_EN=1			
		1	1	0		Off-state (Output enabled with inactive state) OCxN=CCxNP, OCxN_EN=1			
		1	1	1	OCxREF + polarity + dead-time, OCx_EN=1	Complementary to OCxREF + polarity + dead- time, OCxN_EN=1			
	0		0	0	Output disabled (not driven by timer)				
	0		0	1	Asynchronously: OCx=CCxP, OCx_B	EN=0, OCxN=CCxNP, OCxN_EN=0;			
	0		1	0	Then if the clock is present: OCx=OIx and	d OCxN=OIxN after a dead-time, when (CCxP $^{\wedge}$			
0	0	X	1	1	$OIx) ^ (CCxNP^OIxN)! = 0.$				
		A	0	0	Off-state (Output enabled with inactive sta	te)			
	1		0	1	Asynchronously: OCx=CCxP, OCx_B	EN=1, OCxN=CCxNP, OCxN_EN=1;			
	1		1	0	Then if the clock is present: OCx=OIx and	d OCxN=OIxN after a dead-time, when (CCxP $^{\wedge}$			
	1		1	1	$OIx) ^ (CCxNP^OIxN)! = 0$				

1. If both outputs of a channel are not used (CCxEN = CCxNEN = 0), OIx, OIxN, CCxP and CCxNP must all be cleared.

Note: The status of external I/O pins connected to complementary OCx and OCxN channels depends on the OCx and OCxN channel states and GPIO and AFIO registers.

### 10.4.11 Counters (TIMx\_CNT)

Offset address: 0x24 Reset value: 0x0000






Bit Field	Name	Description
15:0	CNT[15:0]	Counter value

### 10.4.12 Prescaler (TIMx\_PSC)


Offset address: 0x28
Reset value: 0x0000



Bit Field	Name	Description
15:0	PSC[15:0]	Prescaler value
		Counter clock $f_{CK\_CNT} = f_{CK\_PSC} / (PSC [15:0] + 1)$ .
		Each time an update event occurs, the PSC value is loaded into the active prescaler register.

## 10.4.13 Auto-reload Register (TIMx\_AR)

Offset address: 0x2C Reset values: 0xFFFF



Bit Field	Name	Description
15:0	AR[15:0]	Auto-reload value
		These bits define the value that will be loaded into the actual auto-reload register.
		See Section 10.3.1 for more details.
		When the TIMx_AR.AR [15:0] value is null, the counter does not work.

## 10.4.14 Repeat Count Registers (TIMx\_REPCNT)

Offset address: 0x30 Reset value: 0x0000



Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained
7:0	REPCNT[7:0]	Repetition counter value
		Repetition counter is used to generate the update event or update the timer registers only after a
		given number (N+1) cycles of the counter, where N is the value of TIMx_REPCNT.REPCNT.




Bit Field	Name	Description
		The repetition counter is decremented at each counter overflow in up-counting mode, at each
		counter underflow in down-counting mode or at each counter overflow and at each counter
		underflow in center-aligned mode. Setting the TIMx_EVTGEN.UDGN bit will reload the content
		of TIMx_REPCNT.REPCNT and generate an update event.

## 10.4.15 Capture/Compare Register 1 (TIMx\_CCDAT1)

Offset address: 0x34

Reset value: 0x0000



Bit	Name	Description
Field		
15:0	CCDAT1[15:0]	Capture/Compare 1 value
		CC1 channel is configured as output:
		CCDAT1 contains the value to be compared to the counter TIMx_CNT, signaling on the OC1
		output.
		If the preload feature is not selected in TIMx_CCMOD1.OC1PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
		CC1 channel is configured as input:
		CCDAT1 contains the counter value transferred by the last input capture 1 event (IC1).
		When configured as input mode, register CCDAT1 and CCDDAT1 are only readable.
		When configured as output mode, register CCDAT1 and CCDDAT1 are readable and writable.

## 10.4.16 Capture/Compare Register 2 (TIMx\_CCDAT2)

Offset address: 0x38

Reset value: 0x0000



Bit	Name	Description
Field		
15:0	CCDAT2[15:0]	Capture/Compare 2 values
		CC2 channel is configured as output:
		CCDAT2 contains the value to be compared to the counter TIMx_CNT, signaling on the OC2
		output.




Bit	Name	Description
Field		
		If the preload feature is not selected in TIMx_CCMOD1.OC2PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
		CC2 channel is configured as input:
		CCDAT2 contains the counter value transferred by the last input capture 2 event (IC2).
		When configured as input mode, register CCDAT2 and CCDDAT2 are only readable.
		When configured as output mode, register CCDAT2 and CCDDAT2 are readable and writable.

### 10.4.17 Capture/Compare Register 3 (TIMx\_CCDAT3)

Offset address: 0x3C

Reset value: 0x0000



Bit	Name	Description
Field		
15:0	CCDAT3[15:0]	Capture/Compare 3 value
		CC3 channel is configured as output:
		CCDAT3 contains the value to be compared to the counter TIMx_CNT, signaling on the OC3
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC3PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		CC3 channel is configured as input:
		CCDAT3 contains the counter value transferred by the last input capture 3 event (IC3).
		When configured as input mode, register CCDAT3 and CCDDAT3 are only readable.
		When configured as output mode, register CCDAT3 and CCDDAT3 are readable and writable.

## 10.4.18 Capture/Compare Register 4 (TIMx\_CCDAT4)

Offset address: 0x40 Reset value: 0x0000

15 CCDAT4[15:0]

\_\_\_\_

Bit	Name	Description
Field		



15:0	CCDAT4[15:0]	Capture/Compare 4 value
		CC4 channel is configured as output:
		CCDAT4 contains the value to be compared to the counter TIMx_CNT, signaling on the OC4
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC4PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		CC4 channel is configured as input:
		CCDAT4 contains the counter value transferred by the last input capture 4 event (IC4).
		When configured as input mode, register CCDAT4 and CCDDAT4 are only readable.
		When configured as output mode, register CCDAT4 and CCDDAT4 are readable and writable.

### 10.4.19 Break And Dead-Time Registers (TIMx\_BKDT)

Offset address: 0x44 Reset value: 0x0000



Note: AOEN, BKP, BKEN, OSSI, OSSR, and DTGN [7:0] bits can all be write protected depending on the LOCK configuration, and it is necessary to configure all of them on the first write to the TIMx\_BKDT register.

Bit Field	Name	Description
15	MOEN	Main Output enable
		This bit can be set by software or hardware depending on the TIMx_BKDT.AOEN bit, and is
		asynchronously cleared to '0' by hardware once the brake input is active. It is only valid for
		channels configured as outputs.
		0: OC and OCN outputs are disabled or forced to idle state.
		1: OC and OCN outputs are enabled if TIMx_CCEN.CCxEN or TIMx_CCEN.CCxNEN bits are
		set. For more details, see Section 10.4.10 Capture/Compare enable registers (TIMx_CCEN).
14	AOEN	Automatic output enable
		0: Only software can set TIMx_BKDT.MOEN;
		1: Software sets TIMx_BKDT.MOEN; or if the break input is not active, when the next update
		event occurs, hardware automatically sets TIMx_BKDT.MOEN.
13	BKP	Break input polarity
		0: Low level of the brake input is valid
		1: High level of the brake input is valid
		Note: Any write to this bit requires an APB clock delay to take effect.
12	BKEN	Break enable
		0: Disable brake input (BRK and CCS clock failure events)
		1: Enable brake input (BRK and CCS clock failure events)
		Note: Any write to this bit requires an APB clock delay to take effect.




Bit Field	Name	Description
11	OSSR	Off-state Selection for Run Mode
		This bit is used when TIMx_BKDT.MOEN=1 and the channel is a complementary output.
		The OSSR bit does not exist in timer without complementary outputs.
		0: When inactive, OCx/OCxN outputs are disabled (OCx/OCxN enable output signal=0).
		1: When inactive, OCx/OCxN outputs are enabled with their inactive level as soon as CCxEN=1
		or CCxNEN=1. Then, OCx/OCxN enable output signal=1
		For more details, See Section 10.4.10, capture/compare enablement registers (TIMx_CCEN).
10	OSSI	Off-state Selection for Idle Mode
		This bit is used when TIMx_BKDT.MOEN=0 and the channels configured as outputs.
		0: When inactive, OCx/OCxN outputs are disabled (OCx/OCxN enable output signal=0).
		1: When inactive, OCx/OCxN outputs are enabled with their idle level as soon as CCxEN=1
		or CCxNEN=1. Then, OCx/OCxN enable output signal=1
		For more details, See Section 10.4.10, capture/compare enablement registers (TIMx_CCEN).
9:8	LCKCFG[1:0]	Lock Configuration
		These bits offer a write protection against software errors.
		00:
		- No write protected.
		01:
		- LOCK Level 1
		TIMx_BKDT.DTGN, TIMx_BKDT.BKEN, TIMx_BKDT.BKP, TIMx_BKDT.AOEN,
		TIMx_CTRL2.OIx, TIMx_CTRL2.OIxN bits enable write protection.
		10:
		- LOCK Level 2
		Except for register write protection in LOCK Level 1 mode, TIMx_CCEN.CCxP and
		TIMx_CCEN.CCxNP (If the corresponding channel is configured in output mode),
		TIMx_BKDT.OSSR and TIMx_BKDT.OSSI bits also enable write protection.
		11:
		- LOCK Level 3
		Except for register write protection in LOCK Level 2, TIMx_CCMODx.OCxMD and
		TIMx_CCMODx.OCxPEN bits (If the corresponding channel is configured in output mode) also
		enable write protection.
		Note: After the system reset, the LCKCFG bit can only be written once. Once written to the
		TIMx_BKDT register, LCKCFG will be protected until the next reset.
7:0	DTGN [7:0]	Dead-time Generator
		These bits define the dead-time duration between inserted complementary outputs. The
		relationship between the DTGN value and the dead time is as follows::
		DTGN[7:5] = 0xx:
		dead time = DTGN[7:0] $\times$ (t <sub>DTS</sub> )
		DTGN[7:5] = 10x:
		dead time = $(64+DTGN[5:0]) \times (2 \times t_{DTS})$
		DTGN[7:5]=110:
		dead time = $(32+DTGN[4:0]) \times (8 \times t_{DTS})$



Bit Field	Name	Description
		DTGN [then] = 111:
		dead time = $(32 + DTGN [4:0]) \times (16 \times t_{DTS})$
		t <sub>DTS</sub> value see TIMx_CTRL1.CLKD [1:0].

### 10.4.20 DMA Control Register (TIMx\_DCTRL)


Offset address: 0x48
Reset value: 0x0000



Bit Field	Name	Description
15:9	Reserved	Reserved, the reset value must be maintained, kept at 0.
12:8	DBLEN[4:0]	DMA Burst Length
		This bit field defines the number DMA will accesses (write/read) TIMx_DADDR register.
		00000:1 time transfer
		00001: 2 times transfers
		00010: 3 times transfers
		10001: 18 times transfers
7:5	Reserved	Reserved, the reset value must be maintained.
4:0	DBADDR[4:0]	DMA Base Address
		This bit field defines the first address where the DMA accesses the TIMx_DADDR register.
		When access is done through the TIMx_DADDR first time, this bit-field specifies the address
		you just access. And then the second access to the TIMx_DADDR, you will access the address
		of "DMA Base Address + 4"
		00000: TIMx_CTRL1,
		00001: TIMx_CTRL2,
		00010: TIMx_SMCTRL,
		10001: TIMx_BKDT,
		10010: TIMx_DCTRL

## 10.4.21 DMA Transfer Buffer Register (TIMx\_DADDR)

Offset address: 0x4C Reset value: 0x0000





Bit Field	Name	Description
15:0	BURST[15:0]	DMA access buffer.
		When a read or write operation is assigned to this register, the register located at the address
		range (DMA base address + DMA burst length × 4) will be accessed.
		DMA base address = The address of TIM_CTRL1 + TIMx_DCTRL. DBADDR * 4;
		DMA burst len = TIMx_DCTRL.DBLEN + 1.
		Example:
		If $TIMx_DCTRL.DBLEN = 0x3(4 transfers)$ , $TIMx_DCTRL.DBADDR = 0xD$
		(TIMx_CCDAT1), DMA data length = half word, DMA memory address = buffer address in
		SRAM, DMA peripheral address = TIMx_DADDR address.
		When an event occurs, TIMx will send requests to the DMA, and transfer data 4 times.
		For the first time, DMA access to the TIMx_DADDR register will be mapped to access
		TIMx_CCDAT1 register;
		For the second time, DMA access to the TIMx_ DADDR register will be mapped to access
		TIMx_CCDAT2 register;
		For the fourth time, DMA access to the TIMx_ DADDR register will be mapped to access
		TIMx_CCDAT4 register;

## 10.4.22 Capture/Compare Mode Registers 3(TIMx\_CCMOD3)

Offset address: 0x54 Reset value: 0x0000



Bit Field	Name	Description
15	OC6CEN	Output compare 6 clear enable
14:12	OC6MD[2:0]	Output compare 6 mode
11	OC6PEN	Output compare 6 preload enable
10	OC6FEN	Output compare 6 fast enable
9:8	Reserved	Reserved, the reset value must be maintained
7	OC5CEN	Output compare 5 clear enable
6:4	OC5MD[2:0]	Output compare 5 mode
3	OC5PEN	Output compare 5 Preload enable
2	OC5FEN	Output compare 5 fast enable
1: 0	Reserved	Reserved, the reset value must be maintained

## 10.4.23 Capture/Compare Register 5 (TIMx\_CCDAT5)

Offset address: 0x58



Reset value: 0x0000

	15													0
			1	ı	1		1	,		1			1	
	CCDAT5[15:0]													
				1										
_				•										

rv

Bit	Name	Description
Field		
15:0	CCDAT5[15:0]	Capture/Compare 5 value
		CC5 channel can only configured as output:
		CCDAT5 contains the value to be compared to the counter TIMx_CNT, signaling on the OC5
		output.
		If the preload feature is not selected in TIMx_CCMOD3.OC5PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		TIM1_CC5 and TIM8_CC5 is used for comparator blanking.

# 10.4.24 Capture/Compare Register 6 (TIMx\_CCDAT6)

Offset address: 0x5C

Reset value: 0x0000

15															0
	1	1		1			1	1	1	1	1	1	1	I	
	CCDAT6[15:0]														
1	1	1	1	1	ı	1	ı	1	I	1	1	ı	1	1	1

rw

Bit	Name	Description
Field		
15:0	CCDAT6[15:0]	Capture/Compare 6 value
		CC6 channel can only configured as output:
		CCDAT6 contains the value to be compared to the counter TIMx_CNT, signaling on the OC6
		output.
		If the preload feature is not selected in TIMx_CCMOD3.OC6PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		TIM1_CC6 is used to switch the input channel of OPAMP1 and OPAMP2; TIM8_CC6 can
		switch the input channel of OPAMP2



### 11 General-purpose Timers (TIM2, TIM3, TIM4, TIM5 and TIM9)

### 11.1 General-purpose Timers Introduction

The general-purpose timers (TIM2, TIM3, TIM4, TIM5 and TIM9) is mainly used in the following scenarios: counting the input signal, measuring the pulse width of the input signal and generating the output waveform, etc.

#### 11.2 Main Features of General-purpose Timers

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting)
- 16-bit programmable prescaler. (The prescaler factor can be configured with any value between 1 and 65536)
- TIM2, TIM3, TIM4, TIM5 and TIM9 up to 4 channels.
- Channel's working modes: PWM output, ouput compare, one-pulse mode output, input capture.
- The events that generate the interrupt/DMA are as follows:
  - Update event
  - Trigger event
  - Input capture
  - Output compare
- Timers can be controlled by external signal
- Timers are linked internally for timer synchronization or chaining
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position;
- Hall sensor interface: used to do three-phase motor control;
- Supports capture of internal comparator output signal. TIM9 supports capture of internal HSE, LSI, and LSE signal




Figure 11-1 Block Diagram of Timx (x=2, 3, 4, 5 and 9)

For TIM4 and TIM5, ETR input is not support.

For TIMx (x = 2, 3, 4, 5 and 9), The capture channel 1 input can come from IOM or comparator output

For TIM9, capture channel 2 comes from IOM or LSE, for TIM2, TIM3, TIM4 and TIM5, capture channel 2 comes from IOM only

For TIM9, capture channel 3 comes from IOM or LSI, for TIM2, TIM3, TIM4 and TIM5, capture channel 3 comes from IOM only

For TIM9, capture channel 4 comes from IOM or HSE, for TIM2, TIM3, TIM4 and TIM5, capture channel 4 comes from IOM only

## 11.3 General-purpose Timers Description

#### 11.3.1 Time-base Unit

The time-base unit mainly includes: prescaler, counter and auto-reload. When the time base unit is working, the software can read and write the corresponding registers (TIMx PSC, TIMx CNT and TIMx AR) at any time.

Depending on the setting of the auto-reload preload enable bit (TIMx\_CTRL1.ARPEN), the value of the preload register is transferred to the shadow register immediately or at each update event UEV. An update event is generated



when the counter reaches the overflow/underflow condition and it can be generated by software when TIMx\_CTRL1.UPDIS=0. The counter CK\_CNT is valid only when the TIMx\_CTRL1.CNTEN bit is set. The counter starts counting one clock cycle after the TIMx\_CTRL1.CNTEN bit is set.

#### 11.3.1.1 Prescaler description

The TIMx\_PSC register consists of a 16-bit counter that can be used to divide the counter clock frequency by any factor between 1 and 65536. It can be changed on the fly as it is buffered. The prescaler value is only taken into account at the next update event.




Figure 11-2 Counter Timing Diagram with Prescaler Division Change from 1 to 4

#### 11.3.2 Counter Mode

#### 11.3.2.1 Up-counting Mode

In up-counting mode, the counter will count from 0 to the value of the register TIMx\_AR, then it resets to 0. And a counter overflow event is generated.

If the TIMx\_CTRL1.UPRS bit (select update request) and the TIMx\_EVTGEN.UDGN bit are set, an update event (UEV) will generate And TIMx\_STS.UDITF will not be set by hardware, therefore, no update interrupts or update DMA requests are generated. This setting is used in scenarios where you want to clear the counter but do not want to generate an update interrupt.

Depending on the update request source is configured in the TIMx\_CTRL1.UPRS. When an update event occurs, TIMx\_STS.UDITF is set, all registers are updated:



- Update auto-reload shadow registers with preload value(TIMx AR), when TIMx CTRL1.ARPEN = 1.
- The prescaler shadow register is reloaded with the preload value(TIMx PSC).

To avoid updating the shadow registers when new values are written to the preload registers, you can disable the update by setting TIMx CTRL1.UPDIS=1.

When an update event occurs, the counter will still be cleared and the prescaler counter will also be set to 0 (but the prescaler value will remain unchanged).

The figure below shows some examples of the counter behavior and the update flags for different division factors in the up-counting mode.

Figure 11-3 Timing Diagram of Up-counting. The Internal Clock Divider Factor = 2/N







Figure 11-4 Timing Diagram Of The Up-counting, Update Event When ARPEN=0/1





#### 11.3.2.2 Down-counting mode

In down-counting mode, the counter will decrement from the value of the register TIMx\_AR to 0, then restart from the auto-reload value and generate a counter underflow event.

The process of configuring update events and updating registers in down-counting mode is the same as in up-counting mode, see 11.3.2.1.

The figure below shows some examples of the counter behavior and the update flags for different division factors in the down-counting mode.




Figure 11-5 Timing Diagram of The Down-counting, Internal Clock Divided Factor = 2/N

### 11.3.2.3 Center-aligned mode

In center-aligned mode, the counter increments from 0 to the value ( $TIMx\_AR$ ) – 1, a counter overflow event is generated. It then counts down from the auto-reload value ( $TIMx\_AR$ ) to 1 and generates a counter underflow event. Then the counter resets to 0 and starts counting up again.

In this mode, the TIMx\_CTRL1.DIR direction bits have no effect and the count direction is updated and specified by hardware. Center-aligned mode is valid when the TIMx\_CTRL1. CAMSEL bit is not equal to "00".

The update events can be generated each time the counter overflows and each time the counter underflows.



Alternatively, an update event can also be generated by setting the TIMx\_EVTGEN. UDGN bit (either by software or using a slave mode controller). In this case, the counter restarts from 0, as does the prescaler's counter.

Please note: if the update source is a counter overflow, auto-reload update before reloading the counter.

Figure 11-6 Timing Diagram of The Center-aligned, Internal Clock Divided Factor =2/N







Figure 11-7 A Center-aligned Sequence Diagram that Includes Counter Overflows and Underflows (ARPEN = 1)



## 11.3.3 Clock Selection

- The internal clock of timers: CK INT
- Two kinds of external clock mode:




- external input pin
- external trigger input ETR
- Internal trigger input (ITRx): one timer is used as a prescaler for another timer.

### 11.3.3.1 Internal clock source (CK INT)

When the TIMx\_SMCTRL.SMSEL is equal to "000", the slave mode controller is disabled. The three control bits (TIMx\_CTRL1.CNTEN、TIMx\_CTRL1.DIR、TIMx\_EVTGEN. UDGN) can only be changed by software (except TIMx\_EVTGEN. UDGN, which remains cleared automatically). It is provided that the TIMx\_CTRL1.CNTEN bit is written as' 1' by soft, the clock source of the prescaler is provided by the internal clock CK\_INT.








#### 11.3.3.2 External clock source mode 1

Figure 11-9 TI2 External Clock Connection Example



This mode is selected by configuring TIMx\_SMCTRL.SMSEL=111. The counter can be configured to count on the rising or falling edge of the clock at the selected input.

For example, to configure up-counting mode to count on the rising edge of the clock at the TI2 input, the configuration steps are as follows:

- Configure TIMx CCMOD1.CC2SEL equal to '01', CC2 channel is configured as input, IC2 is mapped to TI2
- Configure TIMx CCEN.CC2P equal to '0', select clock rising edge polarity
- To select input filter bandwidth by configuring TIMx\_CCMOD1.IC2F[3:0] (if filter is not needed, keep IC2F bit at '0000')
- Configure TIMx SMCTRL.SMSEL equal to '111', select timer external clock mode 1
- Configure TIMx\_SMCTRL.TSEL equal to '110', select TI2 as the trigger input source
- Configure TIMx CTRL1.CNTEN equal to '1' to start the counter

Note: The capture prescaler is not used for triggering, so it does not need to be configured

When the rising edge of the timer clock occurs at TI2=1, the counter counts once and the TIMx\_STS .TITF flag is pulled high.

The delay between the rising edge of TI2 and the actual clock of the counter depends on the resynchronization circuit at the input of TI2.




Figure 11-10 Control Circuit in External Clock Mode 1

#### 11.3.3.3 External clock source mode 2

This mode is selected by TIMx\_SMCTRL .EXCEN equal to 1. The counter can count on every rising or falling edge of the external trigger input ETR.

The following figure is a schematic diagram of the external trigger input module in External clock source mode 2




Figure 11-11 External Trigger Input Block Diagram

For example, use the following configuration steps to make the up counter count every 2 rising edges on ETR.

- Since no filter is needed in this case, make TIMx SMCTRL .EXTF[3:0] equal to '0000'
- Configure the prescaler by making TIMx SMCTRL.EXTPS[1:0] equal to '01'
- Select the polarity on ETR pin by setting TIMx SMCTRL.EXTP equal to '0', The rising edge of ETR is valid
- External clock mode 2 is selected by setting TIMx SMCTRL .EXCEN equal to '1'



• Turn on the counter by setting TIMx CTRL1. CNTEN equal to '1'

The counter counts every 2 rising edges of ETR. The delay between the rising edge of ETR and the actual clock to the counter is due to a resynchronization circuit on the ETRP signal.




Figure 11-12 Control Circuit in External Clock Mode 2

## 11.3.4 Capture/Compare Channels

Capture/compare channels include capture/compare registers and shadow registers. The input section consists of digital filters, multiplexers and prescalers. The output section includes comparators and output controls.

The input signal TIx is sampled and filtered to generate the signal TIxF. A signal (TIxF\_rising or TIxF\_falling) is then generated by the edge detector of the polarity select function, the polarity of which is selected by the TIMx\_CCEN.CCxP bits. This signal can be used as a trigger input for the slave mode controller. At the same time, the signal ICx is sent to the capture register after frequency division. The following figure shows a block diagram of a capture/compare channel.






Figure 11-13 Capture/Compare Channel (example: channel 1 input stage)

The output part generates an intermediate waveform OCxRef (active high) as reference. The polarity acts at the end of the chain.



CC1SEL[1] CC1SEL[0] IC1PSC CC1EN Input mode Read CCDAT1H TIM1\_EVTGEN.CC1GN S Read CCDAT1L Read in APB Bus progress MCU Peripheral interface 16 bit High 8-bits Capture/ Capture/ transfer compare compare Counter preload register shadow register Low 8-bits Output Comparator mode Write CCDAT1H Write in progress CNT>CCDATI CNT=CCDATI Write CCDAT1L R CC1SEL[0] CC1SEL[1] TIM1 CCMOD1.OC1PEN **UEV** From time base unit

Figure 11-14 Capture/Compare Channel 1 Main Circuit



To the master mode controller Output enable Polarity circuit selection TIMI CCEN OC<sub>4</sub> CC4P ETRF Ocref clr TIM1 CCEN.CC4EN 0 OC4 REF CNT=CCDAT4 CNT>CCDAT4 Output mode controller TIMI\_CCMOD2.OC2M D[2:0]

Figure 11-15 Output Part of Channelx (x = 1,2,3,4; take channel 4 as an example)

Reads and writes always access preloaded registers when capturing/comparing. The two specific working processes are as follows:

In capture mode, the capture is actually done in the shadow register, and then the value in the shadow register is copied into the preload register.

In compare mode, as opposed to capture mode, the value of the preload register is copied into the shadow register, which is compared with the counter.

## 11.3.5 Input Capture Mode

In capture mode, the TIMx\_CCDATx registers are used to latch the counter value after the ICx signal detects.

There is a capture interrupt flag TIMx\_STS.CCxITF, which can issue an interrupt or DMA request if the corresponding interrupt enable is pulled high.

The TIMx\_STS. CCxITF bit is set by hardware when a capture event occurs and is cleared by software or by reading the TIMx\_CCDATx register.

The overcapture flag TIMx\_STS.CCxOCF is set equal to 1 when the counter value is captured in the TIMx\_CCDATx register and TIMx\_STS.CC1ITF is already pulled high. Unlike the former, TIMx\_STS.CCxOCF is cleared by writing 0 to it.

To achieve a rising edge of the TI1 input to capture the counter value into the TIMx\_CCDAT1 register, the configuration flow is as follows:

- To select a valid input:
  - Configure TIMx\_CCMOD1.CC1SEL to '01'. At this time, the input is the CC1 channel, and IC1 is mapped to TI1.
- The duration of the input filter required for programming:
  - Define the sampling frequency of the TI1 input and the length of the digital filter by configuring the



TIMx\_CCMODx.ICxF bits. Example: If the input signal jitters up to 5 internal clock cycles, we must choose a filter duration longer than these 5 clock cycles. When 8 consecutive samples (sampled at f<sub>DTS</sub> frequency) with the new level are detected, we can validate the transition on TI1. Then configure TIMx\_CCMOD1. IC1F to '0011'.

- By configuring TIMx CCEN .CC1P=0, select the rising edge as the valid transition polarity on the TI1 channel.
- Configure the input prescaler. In this example, configure TIMx\_CCMOD1.IC1PSC= '00' to disable the prescaler because we want to capture every valid transition.
- Enable capture by configuring TIMx CCEN. CC1EN = '1'.

If you want to enable DMA request, you can configure TIMx\_DINTEN.CC1DEN=1.If you want enable related interrupt request, you can configureTIMx\_DINTEN.CC1IEN bit=1

## 11.3.6 PWM Input Mode

There are some differences between PWM input mode and normal input capture mode, including:

- Two ICx signals are mapped to the same TIx input.
- The two ICx signals are active on edges of opposite polarity.
- Select one of two TIxFP signals as trigger input.
- The slave mode controller is configured in reset mode.
- For example, the following configuration flow can be used to know the period and duty cycle of the PWM signal on TI1 (It depends on the frequency of CK\_INT and the value of the prescaler).
- Configure TIMx CCMOD1.CC1SEL equal to '01' to select TI1 as valid input for TIMx CCDAT1.
- Configure TIMx\_CCEN.CC1P equal to '0' to select the active polarity of filtered timer input 1(TI1FP1), valid on the rising edge.
- Configure TIMx CCMOD1.CC2SEL equal to '10' select TI1 as valid input for TIMx CCDAT2.
- Configure TIMx\_CCEN.CC2P equal to 1 to select the valid polarity of filtered timer input 2(TI1FP2), valid on the falling edge.
- Configure TIMx SMCTRL.TSEL=101 to select Filtered timer input 1 (TI1FP1) as valid trigger input.
- Configure TIMx SMCTRL.SMSEL=100 to configure the slave mode controller to reset mode.
- Configure TIMx CCEN. CC1EN=1 and TIMx CCEN.CC2EN=1 to enable capture.






Figure 11-16 PWM Input Mode Timing

Because of only filter timer input 1 (TI1FP1) and filter timer input 2 (TI2FP2) are connected to the slave mode controller, the PWM input mode can only be used with the TIMx\_CH1/TIMx\_CH2 signals.

## 11.3.7 Forced Output Mode

Software can force output compare signals to active or inactive level directly, in output mode (TIMx CCMODx.CCxSEL=00).

User can set TIMx\_CCMODx. OCxMD=101 to force the output compare signal to active level. And the OCxREF will be forced high, OCx get opposite value to CCxP polarity bit. On the other hand, user can set TIMx\_CCMODx. OCxMD=100 to force the output compare signal to inactive level.

The values of the TIMx\_CCDATx shadow register and the counter still comparing with each other in this mode. And the flag still can be set. Therefore, the interrupt and DMA requests still can be sent.

The comparison between the output compare register TIMx\_CCDATx and the counter TIMx\_CNT has no effect on OCxREF. And the flag still can be set. Therefore, the interrupt and DMA requests still can be sent.

## 11.3.8 Output Compare Mode

User can use this mode to control the output waveform, or to indicate that a period of time has elapsed.

When the capture/compare register and the counter have the same value, the output compare function's operations are as follow:

• TIMx CCMODx.OCxMD is for output compare mode, and TIMx CCEN.CCxP is for output polarity. When



the compare matches, if set TIMx\_CCMODx.OCxMD=000, the output pin will keep its level;if set TIMx\_CCMODx.OCxMD=001, the output pin will be set active;if set TIMx\_CCMODx.OCxMD=010, the output pin will be set inactive;if set TIMx\_CCMODx.OCxMD=011, the output pin will be set to toggle.

- Set TIMx STS.CCxITF.
- If user set TIMx DINTEN.CCxIEN, a corresponding interrupt will be generated.
- If user set TIMx\_DINTEN.CCxDEN and set TIMx\_CTRL2.CCDSEL to select DMA request, and DMA request will be sent.

User can set TIMx\_CCMODx.OCxPEN to choose capture/compare shawdow regisete using capture/compare preload registers(TIMx\_CCDATx) or not.

The time resolution is one count of the counter.

In one pulse mode, the output compare mode can also be used to output a single pulse.

Here are the configuration steps for output compare mode:

- First of all, user should select the counter clock.
- Secondly, set TIMx AR and TIMx CCDATx with desired data.
- If user need to generate an interrupt, set TIMx DINTEN.CCxIEN.
- Then select the output mode by set TIMx CCEN.CCxP, TIMx CCMODx.OCxMD, TIMx CCEN.CCxEN, etc.
- At last, set TIMx CTRL1.CNTEN to enable the counter.

User can update the output waveform by setting TIMx\_CCDATx at any time, as long as the preload register is not enabled. Otherwise the TIMx\_CCDATx shadow register will be updated at the next update event.

Here is an example.






Figure 11-17 Output Compare Mode, Toggle on OC1

### **11.3.9 PWM Mode**

User can use PWM mode to generate a signal whose duty cycle is determined by the value of the TIMx\_CCDATx register and whose frequency is determined by the value of the TIMx\_AR register. And depends on the value of TIMx CTRL1.CAMSEL, the TIM can generate PWM signal in edge-aligned mode or center-aligned mode.

User can set PWM mode 1 or PWM mode 2 by setting TIMx\_CCMODx. OCxMD=110 or setting TIMx\_CCMODx. OCxMD=111. To enable preload register, user must set corresponding TIMx\_CCMODx.OCxPEN. And then set TIMx\_CTRL1.ARPEN to auto-reload preload register eventually.

User can set polarity of OCx by setting TIMx\_CCEN.CCxP. To enable the output of OCx, user need to set the combination of the value of CCxEN.

The values of TIMx\_CNT and TIMx\_CCDATx are always compared with each other when the TIM is under PWM mode.

Only if an update event occurs, the preload register will transfer to the shadow register. Therefore user must reset all the registers by setting TIMx EVTGEN.UDGN before the counter starts counting.

### 11.3.9.1 PWM center-aligned mode

If user set TIMx\_CTRL1.CAMSEL equal 01, 10 or 11, the PWM center-aligned mode will be active. The setting of the compare flag depends on the value of TIMx\_CTRL1.CAMSEL. There are three kinds of situation that the compare flag is set, only when the counter counts up, only when the counter counts down, or when the counter counts up and counts down. User should not modified TIMx\_CTRL1.DIR by software, it is updated by hardware.



Examples of center-aligned PWM waveforms is as follow, and the setting of the waveform are: TIMx\_AR=8, PWM mode 1, the compare flag is set when the counter counts down corresponding to TIMx\_CTRL1. CAMSEL=01.




Figure 11-18 Center-aligned PWM Waveform (AR=8)

When using center-aligned mode, users should pay attention to the following considerations:

- It depends on the value of TIMx\_CTRL1.DIR that the counter counts up or down. Cautions that the DIR and CAMSEL bits should not be changed at the same time.
- User should not write the counter while running in center-aligned mode, otherwise it will cause unexpected results. Here are some examples:
  - If the value written into the counter is 0 or is the value of TIMx\_AR, the direction will be updated but the update event will not be generated.
  - If the value written into the counter is greater than the value of auto-reload, the direction will not be updated.
- To be on the safe side, user is suggested setting TIMx EVTGEN.UDGN to generate an update by software



before starting the counter, and not writing the counter while it is running.

### 11.3.9.2 PWM edge-aligned mode

There are two kinds of configuration in edge-aligned mode, up-counting and down-counting.

#### Up-counting

User can set TIMx\_CTRL1.DIR=0 to make counter counts up.

Example for PWM mode1.

When TIMx\_CNT < TIMx\_CCDATx, the reference PWM signal OCxREF is high. Otherwise it will be low. If the compare value in TIMx\_CCDATx is greater than the auto-reload value, the OCxREF will remains 1. Conversely, if the compare value is 0, the OCxREF will remains 0.

When TIMx AR=8, the PWM waveforms are as follow.




Figure 11-19 Edge-Aligned PWM Waveform (APR=8)

### Down-counting

User can set TIMx CTRL1.DIR=1 to make counter counts down.

Example for PWM mode1.

When TIMx\_CNT > TIMx\_CCDATx, the reference PWM signal OCxREF is low. Otherwise it will be high. If the compare value in TIMx\_CCDATx is greater than the auto-reload value, the OCxREF will remains 1.



Note: If the nth PWM cycle CCDATx shadow register >= AR value, the shadow register value of CCDATx in the (n+1)th PWM cycle is 0. At the moment when the counter is 0 in the (n+1)th PWM cycle, although the value of the counter = CCDATx shadow register = 0 and OCxREF = '0', no compare event will be generated.

## 11.3.10 One-pulse Mode

In the one-pulse mode (ONEPM), a trigger signal is received, and a pulse t<sub>PULSE</sub> with a controllable pulse width is generated after a controllable delay t<sub>DELAY</sub>. The output mode needs to be configured as output compare mode or PWM mode. After selecting one-pulse mode, the counter will stop counting after the update event UEV is generated.




Figure 11-20 Example of One-pulse Mode

The following is an example of a one-pulse mode:

A rising edge trigger is detected from the TI2 input, and a pulse with a width of t<sub>PULSE</sub> is generated on OC1 after a delay of t<sub>DELAY</sub>.

- 1. Counter configuration: count up, counter TIMx CNT < TIMx CCDAT1 ≤ TIMx AR;
- 2. TI2FP2 is mapped to TI2, TIMx\_CCMOD1.CC2SEL= '01'; TI2FP2 is configured for rising edge detection, TIMx\_CCEN.CC2P= '0';
- 3. TI2FP2 acts as the trigger (TRGI) of the slave mode controller and starts the counter, TIMx\_SMCTRL.TSEL= '110', TIMx\_SMCTRL.SMSEL= '110' (trigger mode);
- 4. TIMx CCDAT1 writes the count value to be delayed (t<sub>DELAY</sub>), TIMx AR TIMx CCDAT1 is the count value of

**NSING** 

the pulse width t<sub>PULSE</sub>;

5. Configure TIMx\_CTRL1.ONEPM=1 to enable single pulse mode, configure TIMx\_CCMOD1.OC1MD = '111' to select PWM2 mode:

6. Wait for an external trigger event on TI2, and a one pulse waveform will be output on OC1;

11.3.10.1 Special case: OCx fast enable:

In one-pulse mode, an edge is detected through the TIx input, and triggers the start of the counter to count to the comparison value and then output a pulse. These operations limit the minimum delay t<sub>DELAY</sub> that can be achieved.

You can set TIMx\_CCMODx.OCxFEN=1 to turn on OCx fast enable, after triggering the rising edge, the OCxREF signal will be forced to be converted to the same level as the comparison match occurs immediately, regardless of the comparison result. OCxFEN fast enable only takes effect when the channel mode is configured for PWM1 and PWM2 modes.

11.3.11 Clearing the Ocxref Signal on An External Event

If user set TIMx\_CCMODx.OCxCEN=1, high level of ETRF input can be used to driven the OCxREF signal to low, and the OCxREF signal will remains low, until the next UEV happens. Only output compare and PWM modes can use this function. This cannot be used when it is in forced mode.

Here is an example for it. To control the current, user can connect the ETR signal to the output of a comparator, and the operation for ETR should be as follow:

• Set TIMx SMCTRL.EXTPS=00 to disable the external trigger prescaler.

• Set TIMx SMCTRL.EXCEN=0 to disable the external clock mode 2.

• Set TIMx\_SMCTRL.EXTP and TIMx\_SMCTRL.EXTF to configure the external trigger polarity and external trigger filter according to the need.

Here is an example for the case that when ETRF input becomes high, the behavior of OCxREF signal for different value of OCxCEN. Timer is set to be in PWM mode in this case.






Figure 11-21 Control Circuit in Reset Mode

## **11.3.12 Debug Mode**

When the microcontroller is in debug mode (the Cortex®-M4F core halted), depending on the DBG\_CTRL.TIMx\_STOP configuration in the DBG module, the TIMx counter can either continue to work normally or stop. For more details, see 28.4.3.

## 11.3.13 TIMx and External Trigger Synchronization

Same with advanced-control timer. See 10.3.16.

## 11.3.14 Timer Synchronization

All TIMx timers are internally interconnected to each other. This implementation allows a master timer to provide trigger to reset, start, stop or provide a clock for the other slave timers. The master clock is used for internal counter and can be prescaled. Below figure shows a block diagram of timer interconnection.

The synchronization function does not support dynamic change of the connection. User should configure and enable the slave timer before enabling the master timer's trigger or clock.






Figure 11-22 Block Diagram of Timer Interconnection

### 11.3.14.1 Master timer as a prescaler for another timer

TIM1 as a prescaler for TIM2. TIM1 is maser, TIM2 is slave.

User needs to do the following steps for this configuration.

- Set TIM1 CTRL2.MMSEL='010' to use the update event of TIM1 as trigger output.
- Configure TIM2 SMCTRL. TSEL= '000' to connect the TRGO of TIM1 to TIM2.
- Configure TIM2\_SMCTRL.SMSEL = '111'so that the slave mode controller will be configured in external clock mode 1.
- Start TIM2 by setting TIM2 CTRL1. CNTEN = '1'.
- Start TIM1 by setting TIM1 CTRL1. CNTEN = '1'.

Note: If user select OCx as the trigger output of TIM1 by configuring MMSEL = '1xx', OCx rising edge will be used to drive timer2.

#### 11.3.14.2 Master timer to enable another timer

In this example, TIM2 is enabled by the output compare of TIM1. TIM2 counter will start to count after the OC1REF output from TIM1 is high. Both counters are clocked based on CK\_INT via a prescaler divide by 3 is performed ( $f_{CK CNT} = f_{CK INT}/3$ ).

The configuration steps are shown as below.

- Set TIM1 CTRL2.MMSEL='100' to use the OC1REF of TIM1 as trigger output.
- Configure TIM1 CCMOD1 register to configure the OC1REF output waveform.
- Set TIM2 SMCTRL.TSEL = '000' to connect TIM1 trigger output to TIM2.



- Set TIM2 SMCTRL.SMSEL= '101' to set TIM2 to gated mode.
- Set TIM2\_CTRL1.CNTEN= '1' to start TIM2.
- Set TIM1 CTRL1.CNTEN= '1' to start TIM1.

Note: The TIM2 clock is not synchronized with the TIM1 clock, this mode only affects the TIM2 counter enable signal.




Figure 11-23 TIM2 Gated by OC1REF of TIM1

In the next example, it sets the enable of TIM2 with enable signal of TIM1, Set TIM1.CTRL1.CNTEN = '0' to stop TIM1. TIM2 counts on the divided internal clock only when TIM1 is enable. Both counters are clocked based on CK\_INT via a prescaler divide by 3 is performed ( $f_{CK\_CNT} = f_{CK\_INT}/3$ ).

The configuration steps are shown as below

- Set TIM1 CTRL2.MMSEL='001' to use the enable signal of TIM1 as trigger output
- Set TIM2 SMCTRL.TSEL = '000' to configure TIM2 to get the trigger input from TIM1
- Set TIM2 SMCTRL.SMSEL = '101' to configure TIM2 in gated mode.
- Set TIM2 CTRL1.CNTEN= '1' to start TIM2.
- Set TIM1\_CTRL1.CNTEN= '1' to start TIM1.
- Set TIM1\_CTRL1.CNTEN= '0' to stop TIM1.






Figure 11-24 TIM2 Gated by Enable Signal of TIM1

## 11.3.14.3 Master timer to start another timer

In this example, we can use update event as trigger source.TIM1 is master, TIM2 is slave.

The configuration steps are shown as below:

- Set TIM1 CTRL2.MMSEL='010' to use the update event of TIM1 as trigger output
- Configure TIM1\_AR register to set the output period.
- Set TIM2 SMCTRL .TSEL= '000' to connect TIM1 trigger output to TIM2.
- Set TIM2\_SMCTRL. SMSEL = '110' to set TIM2 to trigger mode.
- Set TIM1\_CTRL1.CNTEN=1 to start TIM1.






Figure 11-25 Trigger TIM2 with an Update of TIM1

#### 11.3.14.4 Start 2 timers synchronously using an external trigger

In this example, TIM1 is enabled when TIM1's TI1 input rises, and TIM2 is enabled when TIM1 is enabled. To ensure the alignment of counters, TIM1 must be configured in master/slave mode. For TI1, TIM1 is the slave; for TIM2, TIM1 is the master.

The configuration steps are shown as below:

- Set TIM1.MMSEL = '001' to use the enable signal as trigger output
- SetTIM1\_SMCTRL.TSEL = '100' to configure the TIM1 to slave mode and receive the trigger input of TI1.
- SetTIM1\_SMCTRL .SMSEL = '110' to configure TIM1 to trigger mode.
- SetTIM1\_SMCTRL .MSMD = '1' to configure TIM1 to master/slave mode.
- SetTIM2 SMCTRL.TSEL = '000' to connect TIM1 trigger output to TIM2.
- SetTIM2\_SMCTRL.SMSEL = '110' to configure TIM2 to trigger mode.

When TI1 rising edge arrives, both timers start counting synchronously according to the internal clock, and both TITF flags are set simultaneously.

The following figure shows a delay between CNTEN and CK\_PSC of TIM1 in master/slave mode.






Figure 11-26 Triggers Timers 1 and 2 Using the TI1 Input of TIM1

#### 11.3.15 Encoder Interface Mode

The encoder uses two inputs TI1 and TI2 as an interface and the counter counts on every edge change on TI1FP1 or TI2FP2. The counting direction is automatically controlled by hardware TIMx\_CTRL1.DIR. There are three types of encoder counting modes:

- 1. The counter only counts on the edge of TI1, TIMx SMCTRL.SMSEL = '001';
- 2. The counter only counts on the edge of TI2, TIMx SMCTRL.SMSEL = '010';
- 3. The counter counts on both TI1 and TI2 edges, TIMx SMCTRL.SMSEL = '011';

The encoder interface is equivalent to using an external clock with direction selection, and the counter only counts continuously between 0 and the auto-reload value (TIMx\_AR.AR [15:0]). Therefore, it is necessary to configure the auto-reload register TIMx\_AR in advance.

*Note: Encoder mode and external clock mode 2 are not compatible and must not be selected together.* 

The relationship between the counting direction and the encoder signal is shown in Table 11-1:

**Table 11-1 Counting Direction Versus Encoder Signals** 

Active edge	Level on opposite signals	TI1FP1 signal	T12FP2 signal
1100110 00050	Ect of opposite signals	11111199	112112 Signar




	(TI1FP1 forTI2, TI2FP2 for TI1)	Rising	Falling	Rising	Falling
Counting only at TI1	High	Counting down	Counting up	Don't count	Don't count
Counting only at TI1	Low	Counting up	Counting down	Don't count	Don't count
Counting on the et TI2	High	Don't count	Don't count	Counting up	Counting down
Counting only at TI2	Low	Don't count	Don't count	Counting down	Counting up
Counting on	High	Counting down	Counting up	Counting up	Counting down
TI1 and TI2	Low	Counting up	Counting down	Counting down	Counting up

Here is an example of an encoder with dual edges triggering selected to suppress input jitter:

- 1. IC1FP1 is mapped to TI1 (TIMx CCMOD1.CC1SEL= '01'), IC1FP1 is not inverted (TIMx CCEN.CC1P= '0');
- 2. IC1FP2 is mapped to TI2 (TIMx CCMOD2.CC2SEL= '01'), IC2FP2 is not inverted (TIMx CCEN.CC2P= '0');
- 3. The input is valid on both rising and falling edges (TIMx SMCTRL.SMSEL = '011');
- 4. Enable counter TIMx CTRL1.CNTEN= '1';

Figure 11-27 Example of Counter Operation in Encoder Interface Mode



The following figure shows the example of counter behavior when IC1FP1 polarity is inverted (CC1P='1', other configurations are the same as above)






Figure 11-28 Encoder Interface Mode Example with IC1FP1 Polarity Inverted

## 11.3.16 Interfacing With Hall Sensor

Please refer to 10.3.20

Reset Value

## 11.4 TIMx Registers (x=2, 3, 4, 5 and 9)

For abbreviations used in registers, see section 1.1.

These peripheral registers can be operated as half word (16-bits) or one word (32-bits).

## 11.4.1 TIMx Register Overview

Register CLKD[1:0] ONEPM UPRS C3SEL C2SEL CISEL CLRSEI TIMx\_CTRL1 Reset Value TIMx\_CTRL2 0 Reset Value 0 SMSELEL[2:0] EXTPS[1:0] EXTF[3:0] EXTP TIMx\_SMCTRL 008h

**Table 11-2 TIMx Register Overview** 

0 0 0

0 0 0 0 0 0 0 0 0 0 0 0 0




Offset	Register	33 31 31 32 32 34 35 36 37 38 39 31 31 31 31 31 31 31 31 31 31 31 31 31	15	14	12	Ξ	10	6 8	7	9	5	4	3	- 5	. 0
OHBEL	register														
00Ch	TIMx_DINTEN	Reserved		TDEN	CC4DEN	CC3DEN	CC2DEN	CCIDEN	Reserved	TIEN	Reserved	CC4IEN	CC3IEN	CCZIEN	UIEN
	Reset Value	s, s		0 Re	0	0	0	0 0	Re	0	Re	0		0 0	
	Reset value	-		0				Ŧ	_		_				
010h	TIMx_STS	Reserved			CC40CF	CC30CF	CC2OCF	CC10CF	Reserved	TITF	Reserved	CC4ITF	CC3ITF	CCITTE	UDITF
	Reset Value	Я			0	0	0	0	Ä	0	R	0		0 0	0
014h	TIMx_EVTGEN	иед								TGN	rved	CC4GN	CC3GN	CC2GN	UDGN
01411	Reset Value	Reserved								0	Reserved	0		0 0	
			7	[0:3		7	7	[:0]	7		[0::				
	TIMx_CCMOD1	Reserved	OC2CEN	OC2MD[2:0]		OC2PEN	OC2FEN	CC2SEL[1:0]	OCICEN		OC1MD[2:0]		OCIPEN	OCIFEN	CC1SEL[1:0]
		Rea													
018h	Reset Value		0	0 0	0	0	<u>0</u>	0 0	0	0	0	0		0 0	
	TIMx_CCMOD1	Reserved		IC2F[3:0]			IC2PSC[1:0]	CC2SEL[1:0]			ICIF[3:0]		IC1PSC[1:0]		CC1SEL[1:0]
		Res	_		1 0							0			
	Reset Value		0	0 0	0	0	0	0 0	0	0	0.	0		0 0	
01Ch	TIMx_CCMOD2	Reserved	OC4CEN	OC4MD[2:0]		OC4PEN	OC4FEN	CC4SEL[1:0]	OC3CEN		OC3MD[2:0]		OC3PEN	OC3FEN	CC3SEL[1:0]
		Res													
	Reset Value		0	0 0	0	0	0	0 0	0	0	0	0		0 0	
	TIMx_CCMOD2	rved		IC4F[3:0]			IC4PSC[1:0]	CC4SEL[1:0]		5	IC3F[3:0]		IC3PSC[1:0]		CC3SEL[1:0]
01Ch		Reserved		IC4		IC4F		CC48		I		IC3I			CC3S
	Reset Value	_	0	0 0	0 Z	0	0	0 0	0	0	0	0 Z		0 0	
020h	TIMx_CCEN	Reserved		CC4P	CC4EN		Reserved	CC3P CC3EN		Reserved	CC2P	CC2EN	Reserved	CCID	CCIEN
	Reset Value TIMx_CNT	<b>~</b>	l	0	0		~	0 0	[15:0]		0	0	~	0	0
024h	Reset Value	Reserved	0	0 0	0	0	0	0 0	0	0	0	0	0	0 0	0
028h	TIMx_PSC Reset Value	Reserved	0	0 0	0	0	0	PSC 0	[15:0] 0	0	0	0	0	0 0	0
	TIMx_AR		0	0 0	10	10	10		[15:0]	0	0	U	0	0   0	10
02Ch	Reset Value	Reserved	1	1 1	1	1	1	1 1	1	1	1	1	1	1 1	1
					•	•									
030h		Reserved													
034h	TIMx_CCDAT1 Reset Value	Reserved	0	0 0	0	0	0	CCDA	T1[15:		0	0	0	0 0	0
038h	TIMx_CCDAT2	Reserved						CCDA	T2[15:	:0]					
03Ch	Reset Value TIMx_CCDAT3	Reserved	0	0 0	0	0	0	0 0 CCDA	_	:0]	0	0	0	0 0	0
	Reset Value TIMx_CCDAT4		0	0 0	0	0	0	0 0 CCDA			0	0	0	0 0	0
040h	Reset Value	Reserved	0	0 0	0	0	0	0 0			0	0	0	0 0	0
044h		Reserved													
	TIMx DCTRL					DF	BLEN[	4:01		ved			DBAD	DR[4:0	)]
048h	_	Reserved								Reserved					
	Reset Value TIMx_DADDR				0	0	0	0 0 BURS	T[15:0	01		0	0	0 0	0
04Ch	Reset Value	Reserved	0	0 0	0	0	0	0 0	0	0	0	0	0	0 0	0
		<del></del>													



# 11.4.2 Control Register 1 (TIMx\_CTRL1)

Offset address: 0x00

Reset value: 0x0000 0000



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15	CLRSEL	OCxREF clear selection
		0: Select the external OCxREF clear from ETR
		1: Select the internal OCxREF clear from comparator
		Note: For TIM5, setting to 1 is invalid
14	C4SEL	Channel 4 Selection
		0: Select external CH4 (from IOM) signal
		1: Select internal CH4 (from HSE) signal
		Note: For TIM2, TIM3, TIM4, TIM5, setting to 1 is invalid. For TIM9, setting to 1 is valid
13	C3SEL	Channel 3 Selection
		0: Select external CH3 (from IOM) signal
		1: Seleect internal CH3 (from LSI) signal
		Note: For TIM2, TIM3, TIM4, TIM5, setting to 1 is invalid. For TIM9, setting to 1 is valid
12	C2SEL	Channel 2 Selection
		0: Select external CH2 (from IOM) signal
		1: Seleect internal CH2 (from LSE) signal
		Note: For TIM2, TIM3, TIM4, TIM5, setting to 1 is invalid. For TIM9, setting to 1 is valid
11	C1SEL	Channel 1 selection
		0: Select external CH1 (from IOM) signal
		1: Select internal CH1 (from COMP) signal
10	Reserved	Reserved, the reset value must be maintained
9:8	CLKD[1:0]	Clock division
		CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and t <sub>DTS</sub> (clock used
		for dead-time generator and digital filters (ETR, TIx))
		$00: t_{DTS} = t_{CK\_INT}$
		$01: t_{DTS} = 2 \times t_{CK\_INT}$
		$10: t_{DTS} = 4 \times t_{CK\_INT}$
		11: Reserved, do not use this configuration
7	ARPEN	ARPEN: Auto-reload preload enable
		0: Shadow register disable for TIMx_AR register




Bit Field	Name	Description
		1: Shadow register enable for TIMx_AR register
6:5	CAMSEL[1:0]	Center-aligned mode selection
		00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.
		01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when down-counting.
		10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when up-counting.
		11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when up-counting or down-counting.
		Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the
		counter is still enabled ( $TIMx\_CTRL1.CNTEN = 1$ ).
4	DIR	Direction
		0: Up-counting
		1: Down-counting
		Note: This bit is read-only when the counter is configured in center-aligned mode or encoder
		mode.
3	ONEPM	One-pulse mode
		0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.
		1: Enable one-pulse mode, the counter stops counting when the next update event occurs
		(clearing TIMx_CTRL1.CNTEN bit)
2	UPRS	Update request source
		This bit is used to select the UEV event sources by software.
		0: If update interrupt or DMA request is enabled, any of the following events will generate an
		update interrupt or DMA request:
		Counter overflow/underflow
		- The TIMx_EVTGEN.UDGN bit is set
		Update generation from the slave mode controller
		1: If update interrupt or DMA request is enabled, only counter overflow/underflow will
		generate update interrupt or DMA request
1	UPDIS	Update disable
		This bit is used to enable/disable the Update event (UEV) events generation by software.
		0: Enable UEV. And UEV will be generated if one of following condition been fulfilled:
		- Counter overflow/underflow
		- The TIMx_EVTGEN.UDGN bit is set
		Update generation from the slave mode controller
		Shadow registers will update with preload value.
		1: UEV disabled. No update event is generated, and the shadow registers (AR, PSC, and
		CCDATx) keep their values. If the TIMx_EVTGEN.UDGN bit is set or a hardware reset is
		issued by the slave mode controller, the counter and prescaler are reinitialized.
0	CNTEN	Counter Enable
		0: Disable counter
		1: Enable counter



Bit Field	Name	Description
		Note: external clock, gating mode and encoder mode can only work after
		TIMx_CTRL1.CNTEN bit is set in the software. Trigger mode can automatically set
		TIMx_CTRL1.CNTEN bit by hardware.

## 11.4.3 Control Register 2 (TIMx\_CTRL2)

Offset address: 0x04 Reset value: 0x0000



Bit Field	Name	Description
15:9	Reserved	Reserved, the reset value must be maintained
8	ETRSEL	External Triggered Selection storage (ETR Selection)
		0: Select external ETR (from IOM) signal;
		1: Reserved
		Note: For TIM4 and TIM5, ETR input is not support.
7	TI1SEL	TI1 selection
		0: TIMx_CH1 pin connected to TI1 input.
		1: TIMx_CH1, TIMx_CH2, and TIMx_CH3 pins are XOR connected to the TI1 input.
6:4	MMSEL[2:0]	Master Mode Selection
		These 3 bits (TIMx_CTRL2. MMSEL [2:0]) are used to select the synchronization information
		(TRGO) sent to the slave timer in the master mode. Possible combinations are as follows:
		000: Reset –When the TIMx_EVTGEN.UDGN is set or a reset is generated by the slave mode
		controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed
		compared to the actual reset.
		001: Enable - The TIMx_CTRL1.CNTEN bit is used as the trigger output (TRGO). Sometimes
		you need to start multiple timers at the same time or enable slave timer for a period of time.
		The counter enable signal is set when TIMx_CTRL1.CNTEN bit is set or the trigger input in
		gated mode is high.
		When the counter enable signal is controlled by the trigger input, there is a delay on TRGO
		except if the master/slave mode is selected (see the description of the TIMx_SMCTRL.MSMD
		bit).
		010: Update - The update event is selected as the trigger output (TRGO). For example, a master
		timer clock can be used as a slave timer prescaler.
		011: Compare pulse - Triggers the output to send a positive pulse (TRGO) when the
		TIMx_STS.CC1ITF is to be set (even if it is already high), when a capture or a comparison
		succeeds.
		100: Compare - OC1REF signal is used as the trigger output (TRGO).
		101: Compare - OC2REF signal is used as the trigger output (TRGO).
		110: Compare - OC3REF signal is used as the trigger output (TRGO).



Bit Field	Name	Description
		111: Compare - OC4REF signal is used as the trigger output (TRGO).
3	CCDSEL	Capture/compare DMA selection
		0: When a CCx event occurs, a DMA request for CCx is sent.
		1: When an update event occurs, a DMA request for CCx is sent.
2:0	Reserved	Reserved, the reset value must be maintained

## 11.4.4 Slave Mode Control Register (TIMx\_SMCTRL)

Offset address: 0x08

Reset value: 0x0000

15	14	13	12	11			8	7	6		4	3	2		0
EXTP	EXCEN	EXTP	'S[1:0]		EXTE	F[3:0]	ı	MSMD		TSEL[2:0]		Reserved	:	SMSEL[2:0	]
rw	rw	r	w		rv	N		rw		rw				rw	

Bit	Name	Description
Field	EXTER	
15	EXTP	External trigger polarity
		This bit is used to select whether the trigger operation is to use ETR or the inversion of ETR.
		0: ETR active at high level or rising edge.
		1: ETR active at low level or falling edge.
14	EXCEN	External clock enable
		This bit is used to enable external clock mode 2, and the counter is driven by any active edge on
		the ETRF signal in this mode.
		0: External clock mode 2 disable.
		1: External clock mode 2 enable.
		Note 1: When external clock mode 1 and external clock mode 2 are enabled at the same time, the
		input of the external clock is ETRF.
		Note 2: The following slave modes can be used simultaneously with external clock mode 2: reset
		mode, gated mode and trigger mode; However, TRGI cannot connect to ETRF
		$(TIMx\_SMCTRL.TSEL \neq '111').$
		Note 3: Setting the TIMx_SMCTRL.EXCEN bit has the same effect as selecting external clock
		mode 1 and connecting TRGI to ETRF (TIMx SMCTRL.SMSEL = 111 and TIMx SMCTRL.TSEL
		= 111).
13:12	EXTPS[1:0]	External trigger prescaler
		The frequency of the external trigger signal ETRP must be at most 1/4 of TIMxCLK frequency.
		When a faster external clock is input, a prescaler can be used to reduce the frequency of ETRP.
		00: Prescaler disable
		01: ETRP frequency divided by 2
		10: ETRP frequency divided by 4
		11: ETRP frequency divided by 8
11:8	EXTF[3:0]	External trigger filter



Bit	Name	Description
Field		
		These bits are used to define the frequency at which the ETRP signal is sampled and the
		bandwidth of the ETRP digital filtering. In effect, the digital filter is an event counter that
		generates a validate output after consecutive N events are recorded.
		0000: No filter, sampling at f <sub>DTS</sub>
		0001: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 2$
		0010: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 4$
		0011: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 8$
		0100: $f_{SAMPLING} = f_{DTS}/2$ , $N = 6$
		0101: $f_{SAMPLING} = f_{DTS}/2$ , $N = 8$
		0110: $f_{SAMPLING} = f_{DTS}/4$ , $N = 6$
		0111: $f_{SAMPLING} = f_{DTS}/4$ , $N = 8$
		1000: $f_{SAMPLING} = f_{DTS}/8$ , $N = 6$
		1001: $f_{SAMPLING} = f_{DTS}/8$ , $N = 8$
		1010: $f_{SAMPLING} = f_{DTS}/16$ , N = 5
		1011: $f_{SAMPLING} = f_{DTS}/16$ , $N = 6$
		1100: $f_{SAMPLING} = f_{DTS}/16$ , $N = 8$
		1101: $f_{SAMPLING} = f_{DTS}/32$ , N = 5
		1110: $f_{SAMPLING} = f_{DTS}/32$ , $N = 6$
		1111: $f_{SAMPLING} = f_{DTS}/32$ , $N = 8$
7	MSMD	Master/ Slave mode
		0: No action
		1: Events on the trigger input (TRGI) are delayed to allow a perfect synchronization between the
		current timer (via TRGO) and its slaves. This is useful when several timers are required to be
		synchronized to a single external event.
6:4	TSEL[2:0]	Trigger selection
		These 3 bits are used to select the trigger input of the synchronous counter.
		000: Internal trigger 0 (ITR0) 100: TI1 edge detector (TI1F_ED)
		001: Internal trigger 1 (ITR1) 101: Filtered timer input 1 (TI1FP1)
		010: Internal trigger 2 (ITR2) 110: Filtered timer input 2 (TI2FP2)
		011: Internal trigger 3 (ITR3) 111: External triggered Input (ETRF)
		For more details on ITRx, see Table 11-3 below.
		Note: These bits must be changed only when not in use (e. g. TIMx_SMCTRL.SMSEL=000) to
		avoid false edge detection at the transition.
3	Reserved	Reserved, the reset value must be maintained
2:0	SMSEL[2:0]	Slave mode selection
		When an external signal is selected, the active edge of the trigger signal (TRGI) is linked to the
		selected external input polarity (see input control register and control register description)
		000: Disable slave mode. If TIMx CTRL1.CNTEN = 1, the prescaler is driven directly by the
		internal clock.
		001: Encoder mode 1. According to the level of TI2FP2, the counter up-counting or down-
		counting on the edge of TI1FP1.



Bit	Name	Description
Field		
		010: Encoder mode 2. According to the level of TI1FP1, the counter up-counting or down-
		counting on the edge of TI2FP2.
		011: Encoder mode 3. According to the input level of another signal, the counter up-counting or
		down-counting on the edges of TI2FP1 and TI2FP2.
		100: Reset mode. On the rising edge of the selected trigger input (TRGI), the counter is
		reinitialized and the shadow register is updated.
		101: Gated mode. When the trigger input (TRGI) is high, the clock of the counter is enabled. Once
		the trigger input becomes low, the counter stops counting, but is not reset. In this mode, the start
		and stop of the counter are controlled.
		110: Trigger mode. When a rising edge occurs on the trigger input (TRGI), the counter is started
		but not reset. In this mode, only the start of the counter is controlled.
		111: External clock mode 1. The counter is clocked by the rising edge of the selected trigger input
		(TRGI).
		Note: Do not use gated mode if T11F_ED is selected as the trigger input
		(TIMx_SMCTRL.TSEL=100). This is because T11F_ED outputs a pulse for each T11F transition,
		whereas gated mode checks the level of the triggered input.

**Table 11-3 TIMx Internal Trigger Connection** 

Slave timer	ITR0 (TSEL = 000)	ITR1 (TSEL = 001)	ITR2 (TSEL = 010)	ITR3 (TSEL = 011)
TIM2	TIM1	TIM8	TIM3	TIM4
TIM3	TIM1	TIM2	TIM5	TIM4
TIM4	TIM1	TIM2	TIM3	TIM8
TIM5	TIM2	TIM3	TIM4	TIM8
TIM9	TIM1	TIM2	TIM5	TIM4

# 11.4.5 DMA/Interrupt Enable Registers (TIMx\_DINTEN)

Offset address: 0x0C

Reset value: 0x0000



Bit Field	Name	Description	
15	Reserved	Reserved, the reset value must be maintained	
14	TDEN	Trigger DMA request enable	
		0: Disable trigger DMA request	
		1: Enable trigger DMA request	
13	Reserved	Reserved, the reset value must be maintained	
12	CC4DEN	Capture/Compare 4 DMA request enable	
		0: Disable capture/compare 4 DMA request	



Bit Field	Name	Description	
		1: Enable capture/compare 4 DMA request	
11 CC3DEN		Capture/Compare 3 DMA request enable	
		0: Disable capture/compare 3 DMA request	
		1: Enable capture/compare 3 DMA request	
		Capture/Compare 2 DMA request enable	
		0: Disable capture/compare 2 DMA request	
		1: Enable capture/compare 2 DMA request	
9	CC1DEN	Capture/Compare 1 DMA request enable	
		0: Disable capture/compare 1 DMA request	
		1: Enable capture/compare 1 DMA request	
8 UDEN		Update DMA request enable	
		0: Disable update DMA request	
		1: Enable update DMA request	
7	Reserved	Reserved, the reset value must be maintained	
6	TIEN	Trigger interrupt enable	
		0: Disable trigger interrupt	
		1: Enable trigger interrupt	
5	Reserved	Reserved, the reset value must be maintained	
4	CC4IEN	Capture/Compare 4 interrupt enable	
		0: Disable capture/compare 4 interrupt	
		1: Enable capture/compare 4 interrupt	
3 CC3IEN Capture/Compare 3 in		Capture/Compare 3 interrupt enable	
		0: Disable capture/compare 3 interrupt	
		1: Enable capture/compare 3 interrupts	
2	CC2IEN	Capture/Compare 2 interrupt enable	
		0: Disable capture/compare 2 interrupt	
		1: Enables capture/compare 2 interrupts	
1	CC1IEN	Capture/Compare 1 interrupt enable	
		0: Disable capture/compare 1 interrupt	
		1: Enables capture/comparing 1 interrupt	
0	UIEN	Update interrupt enable	
		0: Disable update interrupt	
		1: Enables update interrupt	

# 11.4.6 Status Registers (TIMx\_STS)

Offset address: 0x10 Reset value: 0x0000





Bit Field	Name	Description
15:13	Reserved	Reserved, the reset value must be maintained
12	CC4OCF	Capture/Compare 4 overcapture flag
		See TIMx_STS.CC1OCF description.
11	CC3OCF	Capture/Compare 3 overcapture flag
		See TIMx_STS.CC1OCF description.
10	CC2OCF	Capture/Compare 2 overcapture flags
		See TIMx_STS.CC1OCF description.
9	CC10CF	Capture/Compare 1 overcapture flag
		This bit is set by hardware only when the corresponding channel is configured in input capture
		mode. Cleared by software writing 0.
		0: No overcapture occurred
		1: TIMx_STS.CC1ITF was already set when the value of the counter has been captured in the
		TIMx_CCDAT1 register.
8:7	Reserved	Reserved, the reset value must be maintained
6	TITF	Trigger interrupt flag
		This bit is set by hardware when an active edge is detected on the TRGI input when the slave
		mode controller is in a mode other than gated. This bit is set by hardware when any edge in
		gated mode is detected. This bit is cleared by software.
		0: No trigger event occurred
		1: Trigger interrupt occurred
5	Reserved	Reserved, the reset value must be maintained
4	CC4ITF	Capture/Compare 4 interrupt flag
		See TIMx_STS.CC1ITF description.
3	CC3ITF	Capture/Compare 3 interrupt flag
		See TIMx_STS.CC1ITF description.
2	CC2ITF	Capture/Compare 2 interrupt flag
		See TIMx_STS.CC1ITF description.
1	CC1ITF	Capture/Compare 1 interrupt flag
		When the corresponding channel of CC1 is in output mode:
		Except in center-aligned mode, this bit is set by hardware when the counter value is the same as
		the compare value (see TIMx_CTRL1.CAMSEL bit description). This bit is cleared by
		software.
		0: No match occurred.
		1: The value of TIMx_CNT is the same as the value of TIMx_CCDAT1.
		When the value of TIMx_CCDAT1 is greater than the value of TIMx_AR, the
		TIMx_STS.CC1ITF bit will go high if the counter overflows (in up-counting and up/down-
		counting modes) and underflows in down-counting mode.
		When the corresponding channel of CC1 is in input mode:
		This bit is set by hardware when the capture event occurs. This bit is cleared by software or by
		reading TIMx_CCDAT1.
		0: No input capture occurred.



Bit Field	Name	Description
		1: Input capture occurred. Counter value has captured in the TIMx_CCDAT1. An edge with the
		same polarity as selected has been detected on IC1.
0	UDITF	Update interrupt flag
		This bit is set by hardware when an update event occurs under the following conditions:
		- When TIMx_CTRL1.UPDIS = 0, overflow or underflow (An update event is generated).
		- When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and set the
		TIMx_EVTGEN.UDGN bit by software to reinitialize the CNT.
		- When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and the counter CNT is
		reinitialized by the trigger event. (See TIMx_SMCTRL Register description)
		This bit is cleared by software.
		0: No update event occurred
		1: Update interrupt occurred

# 11.4.7 Event Generation Registers (TIMx\_EVTGEN)

Offset address: 0x14 Reset values: 0 x0000



Bit Field	Name	Description
15: 7	Reserved	Reserved, the reset value must be maintained.
6	TGN	Trigger generation
		This bit can generate a trigger event when set by software. And at this time TIMx_STS.TITF =
		1, if the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA
		will be generated. This bit is automatically cleared by hardware.
		0: No action
		1: Generated a trigger event
5	Reserved	Reserved, the reset value must be maintained
4	CC4GN	Capture/Compare 4 generation
		See TIMx_EVTGEN.CC1GN description.
3	CC3GN	Capture/Compare 3 generation
		See TIMx_EVTGEN.CC1GN description.
2	CC2GN	Capture/Compare 2 generation
		See TIMx_EVTGEN.CC1GN description.
1	CC1GN	Capture/Compare 1 generation
		This bit can generate a capture/compare event when set by software. This bit is automatically
		cleared by hardware.
		When the corresponding channel of CC1 is in output mode:
		The TIMx_STS.CC1ITF flag will be pulled high, if the corresponding interrupt and DMA are
		enabled, the corresponding interrupt and DMA will be generated.




Bit Field	Name	Description
		When the corresponding channel of CC1 is in input mode:
		TIMx_CCDAT1 will capture the current counter value, and the TIMx_STS.CC1ITF flag will be
		pulled high, if the corresponding interrupt and DMA are enabled, the corresponding interrupt
		and DMA will be generated. If The IMx_STS.CC1ITF is already pulled high, pull
		TIMx_STS.CC1OCF high.
		0: No action
		1: Generated a CC1 capture/compare event
0	UDGN	Update generation
		This bit can generate an update event when set by software. And at this time the counter will be
		reinitialized, the prescaler counter will be cleared, the counter will be cleared in center-aligned or up-
		counting mode, but take TIMx_AR in down-counting mode the value of the register. This bit is
		automatically cleared by hardware.
		0: No action
		1: Generated an update event

### 11.4.8 Capture/Compare Mode Register 1 (TIMx\_CCMOD1)

Offset address: 0x18 Reset value: 0x0000

Channels can be used for input (capture mode) or output (compare mode), and the direction of the channel is defined by the corresponding CCxSEL bit. The other bits of the register act differently in input and output modes. OCx describes the function of a channel in output mode, ICx describes the function of a channel in input mode. Hence, please note that the same bit can have different meanings for output mode and for input mode.

#### Output compare mode:



Bit Field	Name	Description
15	OC2CEN	Output Compare 2 clear enable
14:12	OC2MD[2:0]	Output Compare 2 mode
11	OC2PEN	Output Compare 2 preload enable
10	OC2FEN	Output Compare 2 fast enable
9:8	CC2SEL[1:0]	Capture/compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active
		when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC2SEL is writable only when the channel is off $(TIMx\_CCEN.CC2EN = 0)$ .




Bit Field	Name	Description
7	OC1CEN	Output Compare 1 clear enable
		0: OC1REF is not affected by ETRF input level
		1: OC1REF is cleared immediately when the ETRF input level is detected as high
6:4	OC1MD[2:0]	Output Compare 1 mode
		These bits are used to manage the output reference signal OC1REF, which determines the
		values of OC1 and OC1N, and is valid at high levels, while the active levels of OC1 and
		OC1N depend on the TIMx CCEN.CC1P and TIMx CCEN.CC1NP bits.
		000: Frozen. Comparison between TIMx CCDAT1 register and counter TIMx CNT has no
		effect on OC1REF signal.
		001: Set channel 1 to the active level on match. When TIMx_CCDAT1 = TIMx_CNT,
		OC1REF signal will be forced high.
		010: Set channel 1 as inactive level on match. When TIMx_CCDAT1 = TIMx_CNT,
		OC1REF signal will be forced low.
		011: Toggle. When TIMx_CCDAT1 = TIMx_CNT, OC1REF signal will be toggled.
		100: Force to inactive level. OC1REF signal is forced low.
		101: Force to active level. OC1REF signal is forced high.
		110: PWM mode 1 - In up-counting mode, if TIMx_CNT < TIMx_CCDAT1, OC1REF signal
		of channel 1 is high, otherwise it is low. In down-counting mode, if TIMx_CNT >
		TIMx_CCDAT1, OC1REF signal of channel 1 is low, otherwise it is high.
		111: PWM mode 2 - In up-counting mode, if TIMx_CNT < TIMx_CCDAT1, OC1REF signal
		of channel 1 is low, otherwise it is high. In down-counting mode, if TIMx_CNT >
		TIMx_CCDAT1, OC1REF signal of channel 1 is high, otherwise it is low.
		Note 1: In PWM mode 1 or PWM mode 2, the OC1REF level changes only when the
		comparison result changes or when the output compare mode is switched from frozen mode to
		PWM mode.
3	OC1PEN	Output Compare 1 preload enable
		0: Disable preload function of TIMx_CCDAT1 register. Supports write operations to
		TIMx_CCDAT1 register at any time, and the written value is effective immediately.
		1: Enable preload function of TIMx_CCDAT1 register. Only read and write operations to
		preload registers. When an update event occurs, the value of TIMx_CCDAT1 is loaded into
		the active register.
		Note 1: Only when TIMx_CTRL1.ONEPM = 1(In one-pulse mode), PWM mode can be used
		without verifying the preload register, otherwise no other behavior can be predicted.
2	OC1FEN	Output Compare 1 fast enable
		This bit is used to speed up the response of the CC output to the trigger input event.
		0: CC1 behaves normally depending on the counter and CCDAT1 values, even if the trigger is
		ON. The minimum delay for activating CC1 output when an edge occurs on the trigger input
		is 5 clock cycles.
		1: An active edge of the trigger input acts like a comparison match on CC1 output. Therefore,
		OC is set to the comparison level regardless of the comparison result. The delay time for
		sampling the trigger input and activating the CC1 output is reduced to 3 clock cycles.
		OCxFEN only works if the channel is configured in PWM1 or PWM2 mode.



Bit Field	Name	Description
1: 0	CC1SEL[1:0]	Capture/compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channels are configured as inputs and IC1 is mapped to TRC. This mode is only
		active when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off ( $TIMx\_CCEN.CC1EN = 0$ ).

### Input capture mode:



Bit Field	Name	Description
15:12	IC2F[3:0]	Input Capture 2 Filter
11:10	IC2PSC[1:0]	Input Capture 2 Prescaler
9:8	CC2SEL[1:0]	Capture/Compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC2SEL is writable only when the channel is off ( $TIMx\_CCEN.CC2EN = 0$ ).
7:4	IC1F[3:0]	Input Capture 1 filter
		These bits are used to define sampling frequency of TI1 input and the length of digital filter. The
		digital filter is an event counter that generates an output transition after N events are recorded.
		0000: No filter, sampling at fDTS frequency
		$0001: f_{SAMPLING} = f_{CK\_INT}, N = 2$
		0010: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 4$
		0011: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 8$
		0100: $f_{SAMPLING} = f_{DTS}/2$ , $N = 6$
		0101: $f_{SAMPLING} = f_{DTS}/2$ , $N = 8$
		$0110: f_{SAMPLING} = f_{DTS}/4, N = 6$
		0111: $f_{SAMPLING} = f_{DTS}/4$ , $N = 8$
		1000: $f_{SAMPLING} = f_{DTS}/8$ , $N = 6$
		$1001: f_{SAMPLING} = f_{DTS}/8, N = 8$
		1010: $f_{SAMPLING} = f_{DTS}/16$ , $N = 5$
		1011: $f_{SAMPLING} = f_{DTS}/16$ , $N = 6$
		1100: $f_{SAMPLING} = f_{DTS}/16$ , $N = 8$
		1101: $f_{SAMPLING} = f_{DTS}/32$ , $N = 5$



Bit Field	Name	Description
		1110: $f_{SAMPLING} = f_{DTS}/32$ , $N = 6$
		1111: $f_{SAMPLING} = f_{DTS}/32$ , $N = 8$
3:2	IC1PSC[1:0]	Input Capture 1 prescaler
		These bits are used to select the ratio of the prescaler for IC1 (CC1 input).
		When $TIMx_{CCEN.CC1EN} = 0$ , the prescaler will be reset.
		00: No prescaler, capture is done each time an edge is detected on the capture input
		01: Capture is done once every 2 events
		10: Capture is done once every 4 events
		11: Capture is done once every 8 events
1:0	CC1SEL[1:0]	Capture/Compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channel is configured as input, IC1 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off (TIMx CCEN.CC1EN = $0$ ).

## 11.4.9 Capture/Compare Mode Register 2 (TIMx\_CCMOD2)

Offset address: 0x1C

Reset value: 0x0000

See the description of the CCMOD1 register above

Output comparison mode:




Bit Field	Name	Description
15	OC4CEN	Output compare 4 clear enable
14:12	OC4MD[2:0]	Output compare 4 mode
11	OC4PEN	Output compare 4 preload enable
10	OC4FEN	Output compare 4 fast enable
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: $CC4SEL$ is writable only when the channel is off ( $TIMx\_CCEN.CC4EN = 0$ ).



Bit Field	Name	Description
7	OC3CEN	Output compare 3 clear enable
6:4	OC3MD[2:0]	Output compare 3 mode
3	OC3PEN	Output compare 3 preload enable
2	OC3FEN	Output compare 3 fast enable
1:0	CC3SEL[1:0]	Capture/Compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: $CC3SEL$ is writable only when the channel is off $(TIMx\_CCEN.CC3EN = 0)$ .

### Input capture mode:



Bit Field	Name	Description
15:12	IC4F[3:0]	Input Capture 4 filter
11:10	IC4PSC[1:0]	Input Capture 4 Prescaler
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC4SEL is writable only when the channel is off ( $TIMx\_CCEN.CC4EN = 0$ ).
7:4	IC3F[3:0]	Input Capture 3 filter
3:2	IC3PSC[1:0]	Input Capture 3 Prescaler
1:0	CC3SEL[1:0]	Capture/compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).

# 11.4.10 Capture/Compare Enable Registers (TIMx\_CCEN)

Offset address: 0x20



Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	rved	CC4P	CC4EN	Res	erved	CC3P	CC3EN	Rese	rved	CC2P	CC2EN	Rese	erved	CC1OP	CC1EN
		rw	rw			rw	rw			rw	rw			rw	rw

Bit Field	Name	Description
15:14	Reserved	Reserved, the reset value must be maintained.
13	CC4P	Capture/Compare 4 output polarity
		See TIMx_CCEN.CC1P description.
12	CC4EN	Capture/Compare 4 output enable
		See TIMx_CCEN.CC1EN description.
11:10	Reserved	Reserved, the reset value must be maintained
9	CC3P	Capture/Compare 3 output polarity
		See TIMx_CCEN.CC1P description.
8	CC3EN	Capture/Compare 3 output enable
		See TIMx_CCEN.CC1EN description.
7:6	Reserved	Reserved, the reset value must be maintained
5	CC2P	Capture/Compare 2 output polarity
		See TIMx_CCEN.CC1P description.
4	CC2EN	Capture/Compare 2 output enable
		See TIMx_CCEN.CC1EN description.
3:2	Reserved	Reserved, the reset value must be maintained
1	CC1P	Capture/Compare 1 output polarity
		When the corresponding channel of CC1 is in output mode:
		0: OC1 active high
		1: OC1 active low
		When the corresponding channel of CC1 is in input mode:
		At this time, this bit is used to select whether IC1 or the inverse signal of IC1 is used as the trigger
		or capture signal.
		0: non-inverted: Capture action occurs when IC1 generates a rising edge. When used as external
		trigger, IC1 is non-inverted.
		1: inverted: Capture action occurs when IC1 generates a falling edge. When used as external
		trigger, IC1 is inverted.
		Note: If TIMx_BKDT.LCKCFG = 3 or 2, these bits cannot be modified.
0	CC1EN	Capture/Compare 1 output enable
		When the corresponding channel of CC1 is in output mode:
		0: Disable - Disable output OC1 signal.
		1: Enable - Enable output OC1 signal.
		When the corresponding channel of CC1 is in input mode:
		At this time, this bit is used to disable/enable the capture function.
		0: Disable capture
		1: Enable capture



Table 11-4 Output Control Bits Of Standard Ocx Channel

CCXEN	OCx output status
0	Disable output (OCx=0)
1	OCx = OCxREF + polarity

Note: The state of external I/O pins connected to standard OCx channels depends on the OCx channel state and GPIO and AFIO registers.

### 11.4.11 Counters (TIMx\_CNT)

Offset address: 0x24 Reset value: 0x0000




Bit Field	Name	Description
15:0	CNT[15:0]	Counter value

### 11.4.12 Prescaler (TIMx\_PSC)

Offset address: 0x28

Reset value: 0x0000



Bit Field	Name	Description
15:0	PSC[15:0]	Prescaler value
		Counter clock $f_{CK\_CNT} = f_{CK\_PSC} / (PSC [15:0] + 1)$ .
		Each time an update event occurs, the PSC value is loaded into the active prescaler register.

## 11.4.13 Auto-Reload Register (TIMx\_AR)

Offset address: 0x2C

Reset values: 0xFFFF



Bit Field	Name	Description
15:0	AR[15:0]	Auto-reload value
		These bits define the value that will be loaded into the actual auto-reload register.



Bit Field	Name	Description
		See Section 11.3.1 for more details.
		When the TIMx_AR.AR [15:0] value is null, the counter does not work.

## 11.4.14 Capture/Compare Register 1 (TIMx\_CCDAT1)

Offset address: 0x34
Reset value: 0x0000



Bit	Name	Description
Field		
15:0	CCDAT1[15:0]	Capture/Compare 1 value
		CC1 channel is configured as output:
		CCDAT1 contains the value to be compared to the counter TIMx_CNT, signaling on the OC1
		output.
		If the preload feature is not selected in TIMx_CCMOD1.OC1PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
		CC1 channel is configured as input:
		CCDAT1 contains the counter value transferred by the last input capture 1 event (IC1).
		When configured as input mode, register CCDAT1 is only readable.
		When configured as output mode, register CCDAT1 is readable and writable.

## 11.4.15 Capture/Compare Register 2 (TIMx\_CCDAT2)

Offset address: 0x38 Reset value: 0x0000



Bit	Name	Description
Field		
15:0	CCDAT2[15:0]	Capture/Compare 2 values
		CC2 channel is configured as output:
		CCDAT2 contains the value to be compared to the counter TIMx_CNT, signaling on the OC2
		output.
		If the preload feature is not selected in TIMx_CCMOD1.OC2PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.



Bit	Name	Description
Field		
		CC2 channel is configured as input:
		CCDAT2 contains the counter value transferred by the last input capture 2 event (IC2).
		When configured as input mode, register CCDAT2 is only readable.
		When configured as output mode, register CCDAT2 is readable and writable.

## 11.4.16 Capture/Compare Register 3 (TIMx\_CCDAT3)


Offset address: 0x3C Reset value: 0x0000



Bit	Name	Description
Field		
15:0	CCDAT3[15:0]	Capture/Compare 3 value
		CC3 channel is configured as output:
		CCDAT3 contains the value to be compared to the counter TIMx_CNT, signaling on the OC3
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC3PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		CC3 channel is configured as input:
		CCDAT3 contains the counter value transferred by the last input capture 3 event (IC3).
		When configured as input mode, register CCDAT3 is only readable.
		When configured as output mode, register CCDAT3 is readable and writable.

## 11.4.17 Capture/Compare Register 4 (TIMx\_CCDAT4)

Offset address: 0x40 Reset value: 0x0000



Bit	Name	Description
Field		
15:0	CCDAT4[15:0]	Capture/Compare 4 value
		CC4 channel is configured as output:
		CCDAT4 contains the value to be compared to the counter TIMx_CNT, signaling on the OC4
		output.



	If the preload feature is not selected in TIMx_CCMOD2.OC4PEN bit, the written value is
	immediately transferred to the active register. Otherwise, this preloaded value is transferred to
	the active register only when an update event occurs.
	CC4 channel is configured as input:
	CCDAT4 contains the counter value transferred by the last input capture 4 event (IC4).
	When configured as input mode, register CCDAT4 is only readable.
	When configured as output mode, register CCDAT4 is readable and writable.

# 11.4.18 DMA Control Register (TIMx\_DCTRL)

Offset address: 0x48 Reset value: 0x0000



Bit Field	Name	Description
15:13	Reserved	Reserved, the reset value must be maintained
12:8	DBLEN[4:0]	DMA Burst Length
		This bit field defines the number DMA will accesses (write/read) TIMx_DADDR register.
		00000:1 time transfer
		00001: 2 times transfers
		00010: 3 times transfers
		10001: 18 times transfers
7:5	Reserved	Reserved, the reset value must be maintained.
4:0	DBADDR[4:0]	DMA Base Address
		This bit field defines the first address where the DMA accesses the TIMx_DADDR register.
		When access is done through the TIMx_DADDR first time, this bit-field specifies the address
		you just access. And then the second access to the TIMx_DADDR, you will access the address
		of "DMA Base Address + 4"
		00000: TIMx_CTRL1,
		00001: TIMx_CTRL2,
		00010: TIMx_SMCTRL,
		01011: TIMx_AR,
		01100: Reserved,
		01101: TIMx_CCDAT1,
		10000: TIMx_CCDAT4,
		10001: Reserved,
		10010: TIMx_DCTRL



# 11.4.19 DMA Transfer Buffer Register (TIMx\_DADDR)

Offset address: 0x4C Reset value: 0x0000

15											0
	1	1	1	1						1	
						BURS	Γ[15:0]				
		1	1	1						l	

rw

Bit Field	Name	Description
15:0	BURST[15:0]	DMA access buffer.
		When a read or write operation is assigned to this register, the register located at the address
		range (DMA base address + DMA burst length × 4) will be accessed.
		DMA base address = The address of TIM_CTRL1 + TIMx_DCTRL. DBADDR * 4;
		DMA burst len = $TIMx_DCTRL.DBLEN + 1$ .
		Example:
		If $TIMx_DCTRL.DBLEN = 0x3(4 transfers)$ , $TIMx_DCTRL.DBADDR = 0xD$
		(TIMx_CCDAT1), DMA data length = half word, DMA memory address = buffer address in
		SRAM, DMA peripheral address = TIMx_DADDR address.
		When an event occurs, TIMx will send requests to the DMA, and transfer data 4 times.
		For the first time, DMA access to the TIMx_DADDR register will be mapped to access
		TIMx_CCDAT1 register;
		For the second time, DMA access to the TIMx_ DADDR register will be mapped to access
		TIMx_CCDAT2 register;
		For the fourth time, DMA access to the TIMx_DADDR register will be mapped to access
		TIMx_CCDAT4 register;



### 12 Basic Timers (TIM6 and TIM7)

### 12.1 Basic Timers Introduction

Basic timers TIM6 and TIM7 each contain a 16-bit auto-reload counter.

These two timers are independent of each other and do not share any resources.


The basic timer can provide a time reference for general purpose timers, and in particular can provide a clock for a digital-to-analog converter (DAC).

The basic timer is directly connected to the DAC inside the chip and drives the DAC directly through the trigger output.

### 12.2 Main Features of Basic Timers

- 16-bit auto-reload up-counting counter.
- 16-bit programmable prescaler. (The prescaler factor can be configured with any value between 1 and 65536)
- Synchronization circuit for triggering DAC
- The events that generate the interrupt/DMA are as follows:
  - Update event

Figure 12-1 Block Diagram of TiMx (x = 6 and 7)



## 12.3 Basic Timers Description

### 12.3.1 Time-base Unit

The time-base unit mainly includes: prescaler, counter and auto-reload register. When the time base unit is working,



the software can read and write the corresponding registers (TIMx PSC, TIMx CNT and TIMx AR) at any time.

Depending on the setting of the auto-reload preload enable bit (TIMx\_CTRL1.ARPEN), the value of the preload register is transferred to the shadow register immediately or at each update event UEV. When TIMx\_CTRL1.UPDIS=0, an update event is generated when the counter reaches the overflow condition, or when the TIMx\_EVTGEN.UDGN bit is set by software. The counter CK\_CNT is valid only when the TIMx\_CTRL1.CNTEN bit is set. The counter starts counting one clock cycle after the TIMx CTRL1.CNTEN bit is set.

### 12.3.1.1 Prescaler description

The TIMx\_PSC register consists of a 16-bit counter that can be used to divide the counter clock frequency by any factor between 1 and 65536. It can be changed on the fly as it is buffered. The prescaler value is only taken into account at the next update event.




Figure 12-2 Counter Timing Diagram with Prescaler Division Change from 1 to 4

#### 12.3.2 Counter Mode

#### 12.3.2.1 Up-counting mode

In up-counting mode, the counter will count from 0 to the value of the register TIMx\_AR, then it resets to 0. And a counter overflow event is generated.

If the TIMx\_CTRL1.UPRS bit (select update request) and the TIMx\_EVTGEN.UDGN bit are set, an update event (UEV) will generate, but TIMx\_STS.UDITF will not be set by hardware. Therefore, no update interrupts or DMA update requests are generated. This setting is used in scenarios where you want to clear the counter but do not want



to generate an update interrupt.

Depending on the update request source is configured in TIMx CTRL1.UPRS, when an update event occurs, TIMx STS.UDITF is set, and all registers are updated:

- Update auto-reload shadow registers with preload value(TIMx AR), when TIMx CTRL1.ARPEN = 1.
- The prescaler shadow register is reloaded with the preload value(TIMx PSC)

To avoid updating the shadow registers when new values are written to the preload registers, you can disable the update by setting TIMx CTRL1.UPDIS=1.

In this way, when an update event occurs, the counter and the prescaler counter will be set to 0 (but the prescaler rate will remain unchanged).

The figure below shows some examples of the counter behavior and the update flags for different clock frequencies in the up-counting mode.



Figure 12-3 Timing Diagram of Up-counting. The Internal Clock Divider Factor = 2/N







Figure 12-4 Timing Diagram of The Up-counting, Update Event when ARPEN=0/1





### 12.3.3 Clock Selection

• The internal clock of timers: CK INT

### 12.3.3.1 Internal clock source (CK INT)

It is provided that the TIMx\_CTRL1.CNTEN bit is written as' 1 ' by software, the clock source of the prescaler is provided by the internal clock CK INT.

Figure 12-5 Control Circuit in Normal Mode, Internal Clock Divided by 1

### 12.3.4 Debug Mode

When the microcontroller is in debug mode (the Cortex®-M4F core halted), depending on the DBG\_CTRL.TIMx\_STOP configuration in the DBG module, the TIMx counter can either continue to work normally or stop. For more details, see Section 28.4.3.

## 12.4 TIMx Register (x = 6 and 7)

For abbreviations used in registers, see section 1.1.

These peripheral registers can be operated as half word (16-bits) or one word (32-bits).



# 12.4.1 TIMx Register Overview

**Table 12-1 TIMx Register Overview** 

Offset	Register	9 0 10 11 12 13 14 15 16 17 18 18 19 10 10 10 10 10 10 10 10 10 10 10 10 10	∞	7	9 4	, 4	3	2	- 0	0
000h	TIMx_CTRL1  Reset Value	Reserved		O ARPEN	-	no lessy	O ONEPM	o UPRS		0 CNTEN
004h	TIMx_CTRL2	Reserved			0 (			Reserved		,
008h		Reserved								
00Ch	TIMx_DINTEN	Reserved	UDEN			Reserved			Nama	UIEN
	Reset Value		0							0
010h	TIMx_STS	Reserved							THE CHI	UDITE
	Reset Value								(	0
014h	TIMx_EVTGEN	Reserved								nDGN
-	Reset Value									0
018h		Reserved								
01Ch		Reserved								
020h		Reserved								
024h	TIMx_CNT Reset Value	Reserved 0 0 0 0 0 0 0 0	CNT[1:	5:0] 0	0 (	0	0	0	0 (	0
028h	TIMx_PSC Reset Value		PSC[15	5:0] 0	0 (	0	0	0		0
02Ch	TIMx_AR Reset Value	Reserved	AR[15	:0] 1	1 1	1	1	1	1 1	1

# 12.4.2 Control Register 1 (TIMx\_CTRL1)

Offset address: 0x00

Reset value: 0x0000



Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained
7	ARPEN	ARPEN: Auto-reload preload enable
		0: Shadow register disable for TIMx_AR register



Bit Field	Name	Description
		1: Shadow register enable for TIMx_AR register
6:4	Reserved	Reserved, the reset value must be maintained
3	ONEPM	One-pulse mode
		0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.
		1: Enable one-pulse mode, the counter stops counting when the next update event occurs
		(clearing TIMx_CTRL1.CNTEN bit)
2	UPRS	Update request source
		This bit is used to select the UEV event sources by software.
		0: If update interrupt or DMA request is enabled, any of the following events will generate an
		update interrupt or DMA request:
		- Counter overflow
		- The TIMx_EVTGEN.UDGN bit is set
		1: If update interrupt or DMA request is enabled, only counter overflow will generate update
		interrupt or DMA request
1	UPDIS	Update disable
		This bit is used to enable/disable the Update event (UEV) events generation by software.
		0: Enable UEV. UEV will be generated if one of following condition been fulfilled:
		- Counter overflow
		- The TIMx_EVTGEN.UDGN bit is set
		Shadow registers will update with preload value.
		1: UEV disabled. No update event is generated, and the shadow registers (AR, PSC) keep their
		values. If the TIMx_EVTGEN.UDGN bit is set, the counter and prescaler are reinitialized.
0	CNTEN	Counter Enable
		0: Disable counter
		1: Enable counter

# 12.4.3 Control Register 2 (TIMx\_CTRL2)

Offset address: 0x04
Reset value: 0x0000



Bit Field	Name	Description
15:7	Reserved	Reserved, the reset value must be maintained
6:4	MMSEL[2:0]	Master Mode Selection
		These 3 bits (TIMx_CTRL2. MMSEL [2:0]) are used to select the synchronization information
		(TRGO) sent to the slave timer in the master mode. Possible combinations are as follows:
		000: Reset –When the TIMx_EVTGEN.UDGN is set or a reset is generated by the slave mode
		controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed
		compared to the actual reset.



Bit Field	Name	Description
		001: Enable - The TIMx_CTRL1.CNTEN bit is used as the trigger output (TRGO). Sometimes
		you need to start multiple timers at the same time or enable slave timer for a period of time.
		The counter enable signal is set when TIMx_CTRL1.CNTEN bit is set or the trigger input in
		gated mode is high.
		010: Update - The update event is selected as the trigger output (TRGO). For example, a master
		timer clock can be used as a slave timer prescaler.
		011: Compare pulse - Triggers the output to send a positive pulse (TRGO) when the
		TIMx_STS.CC1ITF is to be set (even if it is already high), when a capture or a comparison
		succeeds.
15: 1	Reserved	Reserved, the reset value must be maintained.

## 12.4.4 DMA/Interrupt Enable Registers (TIMx\_DINTEN)

Offset address: 0x0C Reset value: 0x0000



Bit Field	Name	Description
15:9	Reserved	Reserved, the reset value must be maintained
8	UDEN	Update DMA Request enable
		0: Disable update DMA request
		1: Enable update DMA request
7:1	Reserved	Reserved, the reset value must be maintained
0	UIEN	Update interrupt enable
		0: Disable update interrupt
		1: Enables update interrupt

# 12.4.5 Status Registers (TIMx\_STS)

Offset address: 0x10 Reset value: 0x0000



Bit Field	Name	Description
15:1	Reserved	Reserved, the reset value must be maintained
0	UDITF	Update interrupt flag
		This bit is set by hardware when an update event occurs under the following conditions:



Bit Field	Name	Description
		- When TIMx_CTRL1.UPDIS = 0, and counter value overflow.
		- When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and set the
		TIMx_EVTGEN.UDGN bit by software to reinitialize the CNT.
		This bit is cleared by software.
		0: No update event occurred
		1: Update interrupt occurred

# 12.4.6 Event Generation registers (TIMx\_EVTGEN)

Offset address: 0x14 Reset values: 0 x0000




w

Bit Field	Name	Description
15: 1	Reserved	Reserved, the reset value must be maintained.
0	UDGN	UDGN: Update generation
		Software can set this bit to update configuration register value and hardware will clear it
		automatically.
		0: No effect.
		1: Timer counter will restart and all shadow register will be updated. It will restart prescaler
		counter also.

## 12.4.7 Counters (TIMx\_CNT)

Offset address: 0x24 Reset value: 0x0000




Bit Field	Name	Description
15:0	CNT[15:0]	Counter value

# 12.4.8 Prescaler (TIMx\_PSC)

Offset address: 0x28 Reset value: 0x0000





Bit Field	Name	Description	
15:0	PSC[15:0]	Prescaler value	
		PSC register value will be updated to prescaler register at update event. Counter clock frequency	
		is input clock frequency divide PSC + 1.	

# 12.4.9 Automatic reload register (TIMx\_AR)

Offset address: 0x2C Reset values: 0xFFFF



Bit Field	Name	Description
15:0	AR[15:0]	Auto-reload value
		These bits define the value that will be loaded into the actual auto-reload register.
		See 12.3.1 for more details.
		When the TIMx_AR.AR [15:0] value is null, the counter does not work.



### 13 Low Power Timer (LPTIM)

### 13.1 Introduction

The LPTIM is a 16-bit timer with multiple clock sources, it can keep running in all power modes except for Standby mode. LPTIM can run without internal clock source, it can be used as a "Pulse Counter". Also, the LPTIM can wake up the system from low-power modes, to realize "Timeout functions" with extreme low power consumption.

### 13.2 Main Features

- 16-bit upcounter
- Clock prescaler with 3-bit to provide 8 dividing factors (1, 2, 4, 8, 16, 32, 64, 128)
- Multiple clock sources

Internal: LSE, LSI, HSI, APB1 or COMP clock

External: LPTIM Input1 (working with no LP oscillator running used by Pulse Counter application)

- 16-bit auto-reload register
- 16-bit compare register
- Continuous or One-shot counting mode
- Programmable software or hardware input trigger
- Programmable digital filter for glitch filtering
- Configurable output: Pulse, PWM
- Configurable I/O polarity
- Encoder mode Pulse counting mode, support single pulse counting, double pulse counting (orthogonal and nonorthogonal)



### 13.3 Block Diagram




Figure 13-1 LPTIM Diagram

## **13.4 Function Description**

### 13.4.1 LPTIM Clocks and Reset

The LPTIM can use an internal clock source or an external clock source. The internal clock source can be selected between APB, LSI, LSE, HSI or comparator 1, 2 by configuring the RCC\_RDCTRL.LPTIMSEL[2:0] bits. The external clock source can be selected from GPIO. For external clock source, the LPTIM has two configurations:



- The LPTIM uses both external clock and internal clock.
- The LPTIM only use external clock from comparator or external Input1. This configuration is suitable for low power application.

LPTIM\_CFG.CLKSEL and LPTIM\_CFG.CNTMEN bits are used for the clock source configuration. The active clock edge is configured through LPTIM\_CFG.CLKPOL[1:0] bits.

When the LPTIM only uses external clock source, it can only select one active clock edge. LPTIM can select both active clock edges only when it is using internal clock source or both external and internal clock sources.

Note: When using both active edges for external clock, LPTIM needs to use an internal clock to oversample the external clock. The internal clock frequency should be at least 4 times higher than the external clock frequency.

#### 13.4.2 Prescaler

The LPTIM counter is preceded by a configurable power-of-2 pre-scaler. The prescaler ratio is controlled by the LPTIM CFG.CLKPRE[2:0] field. The table below lists all the possible division ratios:

Control bBits The Corresponding Frequency Division Factor 000 /1 001 /2 /4 010 011 /8 100 /16 101 /32 110 /64 /128 111

**Table 13-1 Pre-Scaler Division Ratios** 

### 13.4.3 Glitch Filter

LPTIM has glitch filters for inputs to remove glitches and prevent unexpected counts or triggers.

Glitch filter needs an internal clock source to operate. And the clock source should be provided before the glitch filter is enabled. This is necessary to guarantee the proper operation of the filters.

The glitch filters has two major purposes:

- For the external inputs: The filter sensitivity is configured through the LPTIM\_CFG.CLKFLT[1:0] bits.
- For the internal trigger inputs: The filter sensitivity is configured through the LPTIM CFG.RIGFLT[1:0] bits.


*Note: The detection configuration is only applicable for its corresponding inputs.* 

The filter sensitivity acts on the number of consecutive equal samples that should be detected on one of the LPTIM inputs to consider a signal level change as a valid transition.

Figure 13-2 shows an example of glitch filter behavior when detected a 2 consecutive samples.



Figure 13-2 Glitch Filter Timing Diagram



Note: If no internal clock is used, the glitch filter needs to be turned off by clearing LPTIM\_CFG.CLKFLT[1:0] and LPTIM\_CFG.TRIGFLT[1:0] bits. If glitch filter is not used, the user can use a digital filter in the comparator or an external analog filter to remove the glitch.

#### 13.4.4 Timer Enable

The LPTIM\_CTRL.LPTIMEN bit is used to enable/disable the LPTIM kernel logic. After setting the LPTIM CTRL.LPTIMEN bit, a delay of two counter clock is needed before the LPTIM is turned on.

The LPTIM CFG and LPTIM INTEN registers must be modified only when the LPTIM is turned off.

### 13.4.5 Trigger Multiplexer

The LPTIM counter can be triggered either by software or by an effective edge on one of the 8 trigger inputs.

The trigger source is configured through LPTIM\_CFG.TRGEN[1:0] bits. LPTIM\_CFG.TRGEN[1:0] = '00', the trigger is selected as LPTIM\_CTRL.TSTCM or LPTIM\_CTRL.SNGMST bit, which can be set by software. The other values of LPTIM\_CFG.TRGEN[1:0] are for the effective edge configuration of the trigger. The internal counter will start once an effective edge is detected.

LPTIM\_CFG.TRGSEL[2:0] is used to select one of the 8 trigger inputs only when LPTIM\_CFG.TRGEN[1:0] is not equal to '00'.

If LPTIM is using external trigger, which will be considered as asynchronous triggers. For asynchronous triggers, the LPTIM needs two counter clock cycles latency for synchronization.

If timeout function is disabled, new trigger event will be ignored if the LPTIM is already started.

Note: Any write to the LPTIM\_CTRL.SNGMST/LPTIM\_CTRL.TSTCM bit will be discarded if the LPTIM is not enabled.

Table 13-2 9 Trigger Inputs Corresponding To LPTIM\_CFG.TRGSEL[2:0] Bits

Control Bits	Corresponding Trigger Input
000	PB6 or PC3
001	RTC alarm A



010	RTC alarm B
011	RTC_TAMP1
100	RTC_TAMP2
101	RTC_TAMP3
110	COMP1_OUT
111	COMP2_OUT

### 13.4.6 Operating Mode

The LPTIM has two operating modes:

- Continuous mode: A trigger event will start the LPTIM and it will continue running until the user switched off the LPTIM.
- One-shot mode: A trigger event will start the LPTIM and it will stop when the counter value reaches LPTIM ARR.ARRVAL[15:0].

#### **Continuous mode:**

LPTIM\_CTRL.TSTCM bit must be set to enable the continuous mode. If LPTIM uses external trigger, the internal counter will start when an external trigger event arrives after LPTIM\_CTRL.TSTCM bit is set. After the continuous mode starts, hardware will discard any subsequent external trigger event.

If software trigger is used, setting LPTIM\_CTRL.TSTCM bit will start the internal counter for continuous mode. Any subsequent external trigger event will be discarded as shown in Figure 13-3.




Figure 13-3 LPTIM Output Waveform, Continuous Counting Mode Configuration

LPTIM\_CTRL.SNGMST and LPTIM\_CTRL.TSTCM bits can only be set when the LPTIM is enabled (The LPTIM CTRL. LPTIMEN bit is set to '1').

It is possible to switch from one-shot mode to continuous mode. Setting LPTIM\_CTRL.SNGMST bit will switch the LPTIM to one-shot counting mode if continuous counting mode was previously selected. The counter stops as soon as it reaches the LPTIM\_ARR register value. If the one-shot counting mode was previously selected, setting



LPTIM\_CTRL.TSTCM bit to 1 will switch the LPTIM to continuous counting mode. Counter will restart as soon as LPTIM ARR register value is reached.

#### One-shot mode:

LPTIM\_CTRL.SNGMST bit must be set to enable the one-shot mode. A trigger event will re-start the LPTIM. Hardware will abandon all the trigger events after the internal counter starts and before the counter value equal to LPTIM ARR.ARRVAL[15:0] value.

If an external trigger is selected, each external trigger event arriving after the LPTIM\_CTRL.SNGMST bit is set, and after the timer register is stopped (containing a zero value), the timer is restarted for a new count cycle, as shown in Figure 13-4.




Figure 13-4 PTIM Output Waveform, Single Counting Mode Configuration

#### One pulse mode:

The one pulse mode is used when the LPTIM\_CFG.WAVE bit is set. In one pulse mode, the counter is started once when the first trigger event happens, the hardware will discard any subsequent trigger event, as shown Figure 13-5.

LPTIM\_ARR

Compare

Discarded trigger

PWM

External trigger event

Figure 13-5 LPTIM Output Waveform, Single Counting Mode Configuration and One-Time Mode Activated

In case of software start (LPTIM\_CFG.TRGEN[1:0] = '00'), the LPTIM\_CTRL.SNGMST setting will start the counter for one-shot counting.

### 13.4.7 Waveform Generation

The LPTIM auto-reload register(LPTIM\_ARR) and compare register(LPTIM\_COMP) are used for generating LPTIM output waveforms.

The waveforms supported by LPTIMare shown as below:

- PWM mode: LPTIM output is set when a COMP match event happens. (I.E. the LPTIM\_CNT register value matched the LPTIM\_COMP register value.) The LPTIM output is reset when a ARR match happens. (I.E. the LPTIM\_CNT register value matched the LPTIM\_ARR register value.)
- One-pulse mode: The first pulse is triggered same as PWM waveform, then the output is permanently reset when the ARR match happens.
- Single pulse mode: the output waveform is similar to the One-pulse mode except that the output is kept to the last signal level (depends on the output configured polarity).

Above waveform configuration require that LPTIM\_ARR register value must be configured bigger than the LPTIM\_COMP register value.

The LPTIM output waveform can be configured through the LPTIM CFG.WAVE bit as follow:

• Clearing the LPTIM\_CFG.WAVE bit will force the LPTIM to generate a PWM waveform or a single-pulse waveform depending on the set bit (LPTIM\_CTRL.TSTCM or LPTIM\_CTRL.SNGMST).



• LPTIM CTRL.WAVE bit equals to '1' forces the LPTIM to generate a Set-once mode waveform.

The LPTIM\_CFG.WAVEPOL bit controls LPTIM output polarity. The outputdefault valuewill change immediately after the user configured the polarity, even when the timer is disabled.

Signals with frequencies up to the LPTIM clock frequency divided by 2 can be generated. Only when LPTIM counter counting external clock active edge can achieve clock frequency divided by 2.

(I.E. LPTIM\_CFG.CLKSEL=0, LPTIM\_CFG.CLKPOL[1:0]=10, LPTIM\_COMP.CMPVAL[15:0]='d1(50% duty cycle)/'d2, LPTIM\_ARR.ARRVAL[15:0]='d3. d1,d2 and d3 means decimal 1, 2, 3)

Figure 13-6 below shows the three possible waveforms that can be generated on the LPTIM output. Also, it shows the effect of the polarity change using the LPTIM CFG.WAVEPOL bit.




Figure 13-6 Waveform GENERATION

### 13.4.8 Register Update

The LPTIM\_ARR register and LPTIM\_COMP register can be updated immediately after a software write operation. If the LPTIM is started, the LPTIM\_ARR register and LPTIM\_COMP register can be updated when counter overflow.

The LPTIM APB interface and the LPTIM kernel logic use different clocks, so there is some latency between the



software write through APB bus and the moment when these values are available to the kernel logic. During this latency period, any additional write into these registers must be avoided.

The update method of LPTIM ARR and LPTIM COMP registers is determined by the LPTIM CFG.RELOAD bit:

- LPTIM\_CFG.RELOAD bit equals to '1': LPTIM\_ARR and LPTIM\_COMP registers are updated when counter overflow, if the LPTIM already started. When counter overflow, latency = 2~3 APB clock period.
- LPTIM\_CFG.RELOAD bit equals to '0': LPTIM\_ARR and LPTIM\_COMP registers are updated after any software write access. Latency = 2~3 APB clock period + 2~3 LPTIM internal prescaled clock period.

The LPTIM\_INTSTS.ARRUPD flag and the LPTIM\_INTSTS.CMPUPD flag indicate when the write operation is completed to respectively the LPTIM ARR register and the LPTIM COMP register.

After a write to the LPTIM\_ARR register or the LPTIM\_COMP register, any successive write before respectively the LPTIM\_INTSTS.ARRUPD flag or the LPTIM\_INTSTS.CMPUPD flag be set, will lead to unpredictable results. So a new write operation to the same register can only be performed when the previous write operation is completed.

#### 13.4.9 Counter Mode

The internal counter can count external trigger events from LPTIM Input1 or internal clock cycles. This can be configured through LPTIM CFG.CLKSEL and LPTIM CFG.CNTMEN bits.

If LPTIM is counting external triggers, user can configure LPTIM\_CFG.CLKPOL[1:0] bits to select the active edge from rising edge, falling edge or both edges.

The count modes below can be selected, depending on LPTIM\_CFG.CLKSEL and LPTIM\_CFG.CNTMEN bits values:

- LPTIM CFG.CLKSEL = 0: the LPTIM use an internal clock source to clock.
  - LPTIM\_CFG.CNTMEN = 0, The LPTIM is configured to be clocked by an internal clock source and the LPTIM counter is configured to be updated following each internal clock pulse.
  - LPTIM\_CFG.CNTMEN = 1, The LPTIM external Input1 is sampled with the internal clock provided to the LPTIM. In order to not miss any event, the frequency of the changes on the external Input1 signal should never exceed the frequency of the internal clock provided to the LPTIM. Also, the internal clock provided to the LPTIM must not be pre-scaled (LPTIM\_CFG.CLKPRE[2:0] = 000).
- LPTIM\_CFG.CLKSEL = 1: the LPTIM use an external clock source to clock.
  - LPTIM\_CFG.CNTMEN bit value is don't care. In this configuration, the LPTIM has no need for an internal
    clock source (except if the glitch filters are enabled). The signal injected on the LPTIM external Input1 is
    used as system clock for the LPTIM. This configuration is suitable for operation modes where no embedded
    oscillator is enabled.
  - For this configuration, the LPTIM counter can be updated either on rising edges or falling edges of the input1 clock signal but not on both rising and falling edges.
  - Since the signal injected on the LPTIM external Input1 is also used to clock the LPTIM kernel logic, there is some initial latency (after the LPTIM is enabled) before the counter is incremented. More precisely, the



first five active edges on the LPTIM external Input1 (after LPTIM is enable) are lost.

#### 13.4.10 Encoder Mode

The Encoder mode can handle signals from quadrature encoders which used to detect angular position of rotary elements. The encoder mode allows the counter counts the events within 0 and LPTIM\_ARR.ARRVAL[15:0] value. (0 up to LPTIM\_ARR.ARRVAL[15:0] or LPTIM\_ARR.ARRVAL[15:0] to 0). In this case, user must configure LPTIM\_ARR.ARRVAL[15:0] before enable the counter. From external Input1 and Input2, a clock is generated for the counter. The counting direction depends on the phase between these two input signals.

The Encoder mode is only available when the LPTIM use an internal clock source to clock. The signals frequency on both Input1 and Input2 inputs must not exceed the LPTIM internal clock frequency divided by 4. This is mandatory in order to guarantee a proper operation of the LPTIM.

The change of counting direction is updated by the two Down and Up flags in the LPTIM\_INTSTS register. Also, an interrupt can be generated for both direction change events if enabled through the LPTIM\_INTEN register.

User can enable Encoder mode by setting LPTIM\_CFG.ENC bit. And the LPTIM need to be configured in continuous mode first.

When Encoder mode is active, the LPTIM counter is modified automatically following the speed and the direction of the incremental encoder. Therefore, its content always represents the encoder's position. The count direction, signaled by the Up and Down flags, correspond to the rotation direction of the encoder rotor.

Different counting scenarios may occur based on the different trigger edges configured by the LPTIM\_CFG.CLKPOL[1:0] bits, .The following table summarizes the possible combinations, assuming that Input1 and Input2 do not switch at the same time.

Input1 signal Input2 signal The signal is opposite (Input1 Trigger edge For Input2, Input2 For Input1) Rising **Falling** Rising **Falling** High Down No count No count Up Rising Edge No count Low No count Down Up High Down No count Up No count Falling Edge Low No count Down No count Up High Down Up Up Down Both Edges Low Up Down Down Up

**Table 13-3 Encoder Counting Scenarios** 

The following figure shows a counting sequence for Encoder mode configured with rising and falling edge triggers.

**Caution:** In this mode the LPTIM must be clocked by an internal clock source, so the LPTIM\_CFG.CLKSEL bit must be maintained to its reset value which is equal to '0'. Also, the prescaler division ratio must be equal to its reset value which is 1 (LPTIM\_CFG.CLKPRE[2:0] bits must be '000').




Figure 13-7 Encoder Mode Counting Sequence

### 13.4.11 Non-Quadrature Encoder Mode

This mode allows handling signals from non-quadrature encoders, which is used to detect sub-sequent positive pulses from external interface. Non-Encoder interface mode acts simply as an external clock with direction selection. This means that the counter just counts continuously between 0 and the auto-reload value programmed into the LPTIM\_ARR register (0 up to ARR or ARR down to 0 depending on the direction). Therefore you must configure LPTIM\_ARR before starting. From the two external input signals, Input1 and Input2, a clock signal is generated to clock the LPTIM counter. The order between those two signals determines the counting direction.

The Non-Encoder mode is only available when the LPTIM is clocked by an internal clock source. The signals frequency on both Input1 and Input2 inputs must not exceed the LPTIM internal clock frequency divided by 4. This is mandatory in order to guarantee a proper operation of the LPTIM.

Direction change is signalized by the two Down and Up flags in the LPTIM\_INTSTS register. Also, an interrupt can be generated for both direction change events if enabled through the LPTIM\_INTEN register.

To activate the Non-Encoder mode the LPTIM\_CFG.NENC bit has to be set to '1'. The LPTIM must first be configured in Continuous mode.


When Non-Encoder mode is active, the LPTIM counter is modified automatically following the speed and the



direction of the incremental encoder. Therefore, its content always represents the encoder's position. The count direction, signaled by the Up and Down flags, correspond to the rotation direction of the encoder rotor.


The following two waveforms, the decoder module can work properly, when there is no case that both Input1 and Input2 are high.

Figure 13-8 Input Waveforms of Input1 and Input2 when The Decoder Module is Working Normally



If the Input1 and Input2 waveform is as following, the decoder module can't work properly. The counter will ignore these waveforms and keep the previous value.

Figure 13-9 Input1 and Input2 Input Waveforms when Decoder Module is Not Working



### 13.4.12 Timeout Function

When the LPTIM\_CFG.TIMOUTEN bit is enable, the LPTIM counter will be reset by an active edge from one selected trigger input.

When timeout function is used, the LPTIM counter will be reset and re-start by a selected trigger input event. If no trigger occurs within the configured time, the compare match event will happen. The waiting time is configured through the timeout value.



### 13.4.13 LPTIM Interrupts

The following events generate an interrupt/wake-up event, if they are enabled through the LPTIM INTEN register:

- Compare match
- Auto-reload match (whatever the direction if encoder mode)
- External trigger event
- Autoreload register write completed
- Compare register write completed
- Direction change (encoder mode), programmable (up / down / both).

Note: If any bit in the LPTIM\_INTEN register (Interrupt Enable Register) is set after that its corresponding flag in the LPTIM\_INTSTS register (Status Register) is set, the interrupt is not asserted.

**Table 13-4 Interruption Events** 

Corresponding interrupt event	Describe
Commono motolo	Interrupt flag is set when LPTIM_CNT (counter register value) = LPTIM_COMP (compare
Compare match	register value).
Auto reload match	Interrupt flag is set when LPTIM_CNT (counter register value) = LPTIM_ARR (auto-reload
Auto reload match	register value).
External trigger event	Interrupt flag is set when an external trigger event is detected.
Auto-reload register update OK	Interrupt flag is set when the write operation to the LPTIM_ARR register is complete.
Compare register update OK	Interrupt flag is set when the write operation to the LPTIM_COMP register is complete.
	Used in Encoder mode. Two interrupt flags are embedded to signal
Direction change	direction change:
Direction change	- UP flag indicated that the count direction is changed to count up
	- DOWN flag indicated that the count direction is changed to count down

## 13.5 LPTIM Registers

### 13.5.1 LPTIM Register Overview

**Table 13-5 LPTIM Register Overview** 


Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	LPTIM_INTSTS												R	eserve	ed												NMOG	UP	ARRUPD	CMPUPD	EXTRIG	ARRM	CMPM
	Reset Value																										0	0	0	0	0	0	0
004h	LPTIM_INTCLR												R	leserve	ed												DOWNCF	UPCF	ARRUPDCF	CMPUPDCF	EXTRIGCF	ARRMCF	CMPMCF
	Reset Value																										0	0	0	0	0	0	0



Offset	Register	31 30 29 28 27 26	25	24	23	22	21	20	19	18	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	-	0
008h	LPTIM_INTEN							Re	eserve	d											DOWNIE	UPIE	ARRUPDIE	CMPUPDIE	EXTRIGIE	ARRMIE	CMPMIE
	Reset Value																				0	0	0	0	0	0	0
00Ch	LPTIM_CFG	Reserved	NENC	ENC	CNTMEN	RELOAD	WAVEPOL	WAVE	TIMOUTEN	TRGEN[1:0]	Reserved		TRGSEL[2:0]		Reserved		CLKPRE[2:0]		Reserved	TD1GE1 TF1.01	1KIGFL1[1:0]	Reserved	to sam and and	CLKFL1[1:0]	10-131004715	CLNPOL[1:0]	CLKSEL
	Reset Value		0	0	0	0	0	0	0	0 0		0	0	0		0	0	0		0	0		0	0	0	0	0
010h	LPTIM_CTRL									Reserve	ed														TSTCM	SNGMST	LPTIMEN
	Reset Value																								0	0	0
014h	LPTIM_COMP		1	Rese	rved													CM	⁄IPVA	L[15:	0]						
	Reset Value											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
018h	LPTIM_ARR	Reserved													AF	RRVA	L[15:	0]									
	Reset Value											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
01Ch	LPTIM_CNT		1	Rese	rved														JTVA								
	Reset Value											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# 13.5.2 LPTIM Interrupt And Status Register (LPTIM\_INTSTS)

Address offset: 0x00



Bit Field	Name	Description
31:7	Reserved	Reserved, the reset value must be maintained.
6	DOWN	Change counter direction to down.
		In Encoder mode, hardware will set DOWN bit to inform the application the counter
		direction.
5	UP	Change counter direction up.



Bit Field	Name	Description
		In Encoder mode, hardware will set UP bit to inform the application the counter
		direction.
4	ARRUPD	Auto-reload value updated to register.
		Hardware sets ARRUPD to inform application that LPTIM_ARR register has been
		written by the APB1 bus successfully.
		For more details, see 13.4.8.
3	CMPUPD	Compare value updated to register.
		Hardware sets COMPUPD to inform application that LPTIM_COMP register has been
		written by the APB1 bus successfully.
		For more details, see 13.4.8.
2	EXTRIG	External trigger valid event.
		Hardware sets EXTRIG to inform application that a valid external trigger edge has
		occurred. If the trigger is discarded when timer has already started, then this flag is not
		set.
1	ARRM	Auto-reload match.
		Hardware set this to inform application that LPTIM_CNT register value reached the
		LPTIM_ARR register's value.
0	CMPM	Compare match.
		Hardware set this to inform application that LPTIM_CNT register value reached the
		LPTIM COMP register's value.

# 13.5.3 LPTIM Interrupt Clear Register (LPTIM\_INTCLR)

Address offset: 0x04



Bit Field	Name	Description
31: 7	Reserved	Reserved, the reset value must be maintained.
6	DOWNCF	Direction change to down Clear Flag
		Writing 1 to this bit clear the DOWN flag in the LPTIM_INTSTS register
5	UPCF	Direction change to UP Clear Flag
		Writing 1 to this bit clear the UP flag in the LPTIM_INTSTS register
4	ARRUPDCF	Autoreload register update OK Clear Flag
		Writing 1 to this bit clears the ARRUPD flag in the LPTIM_INTSTS register
3	CMPUPDCF	Compare register update OK Clear Flag
		Writing 1 to this bit clears the CMPUPD flag in the LPTIM_INTSTS register
2	EXTRIGCF	External trigger valid edge Clear Flag



Bit Field	Name	Description
		Writing 1 to this bit clears the EXTRIG flag in the LPTIM_INTSTS register
1	ARRMCF	Autoreload match Clear Flag
		Writing 1 to this bit clears the ARRM flag in the LPTIM_INTSTS register
0	CMPMCF	compare match Clear Flag
		Writing 1 to this bit clears the CMPM flag in the LPTIM_INTSTS register


### 13.5.4 LPTIM Interrupt Enable Register (LPTIM\_INTEN)

Address offset: 0x08

Reset value: 0x0000 0000

Note: The LPTIM\_INTEN register must only be modified when the LPTIM is disabled (LPTIM\_CTRL.LPTIMEN

bit reset to '0')



Bit Field	Name	Description	
31:7	Reserved	Reserved, the reset value must be maintained.	
6	DOWNIE	Direction change to down interrupt enable bit.	
		0: DOWN interrupt disabled	
		1: DOWN interrupt enabled	
5	UPIE	Direction change to up interrupt enable bit.	
		0: UP interrupt disabled	
		1: UP interrupt enabled	
4	ARRUPDIE	Auto reload register update succeeded interrupt enable bit.	
		0: ARRUPD interrupt disable	
		1: ARRUPD interrupt enable	
3	CMPUPDIE	Compare register update succeeded interrupt enable bit.	
		0: CMPUPD interrupt disabled	
		1: CMPUPD interrupt enabled	
2	EXTRIGIE	External trigger valid edge interrupt enable bit.	
		0: EXTRIG interrupt disabled	
		1: EXTRIG interrupt enabled	
1	ARRMIE	Auto reload match interrupt enable bit.	
		0: ARRM interrupt disabled	
		1: ARRM interrupt enabled	
0	CMPMIE	Compare match interrupt enable bit.	
		0: CMPM interrupt disabled	
		1: CMPM interrupt enabled	




## 13.5.5 LPTIM Configuration Register (LPTIM\_CFG)

Address offset: 0x0C

Reset value: 0x0000 0000

Note: The LPTIM\_CFG register must only be modified when the LPTIM is disabled (LPTIM\_CTRL.LPTIMEN bit

reset to '0')



Bit Field	Name	Description
31:26	Reserved	Reserved, the reset value must be maintained.
25	NENC	Non-orthogonal Encoder mode enable
		0: Non-orthogonal Encoder mode disabled
		1: Non-orthogonal Encoder mode enabled
24	ENC	Encoder mode enable
		0: Encoder mode disabled
		1: Encoder mode enabled
23	CNTMEN	counter mode enabled
		The CNTMEN bit selects clock source for the LPTIM counter:
		0: Counter is incremented following each internal clock pulse
		1: Counter is incremented following each valid clock pulse on the LPTIM external
		Input1
22	RELOAD	Registers update mode
		The RELOAD bit controls the LPTIM_ARR and the LPTIM_COMP registers update
		mode
		0: Registers are updated after each APB1 bus write access
		1: Registers are updated at the end of the current LPTIM period
		Note: When RELOAD=0, ARRUPD and CMPUPD interrupts cannot be generated,
		the LPTIM_ARR and LPTIM_COMP registers need to be configured before enabling
		LPTIM
21	WAVEPOL	Waveform shape polarity
		The WAVEPOL bit controls the output polarity
		0: The LPTIM output reflects the compare results between LPTIM_ARR and
		LPTIM_COMP registers
		1: The LPTIM output reflects the inverse of the compare results between
		LPTIM_ARR and LPTIM_COMP registers
20	WAVE	Waveform shape
		The WAVE bit controls the output shape



Bit Field	Name	Description
		0: Deactivate Set-once mode, PWM / One Pulse waveform (depending on
		LPTIM_CTRL.TSTCM or LPTIM_CTRL.SNGMST bit)
		1: Activate the Set-once mode
19	TIMOUTEN	Timeout enable
		0: A trigger event arriving when the timer is already started will be ignored
		1: A trigger event arriving when the timer is already started will reset and restart the
		counter
18:17	TRGEN[1:0]	Trigger enable and polarity
		The TRGEN bits controls whether the LPTIM counter is started by an external trigger
		or not. If the external trigger option is selected, three configurations are possible for
		the trigger active edge:
		00: Software trigger (counting start is initiated by software)
		01: Rising edge is the active edge
		10: Falling edge is the active edge
		11: Both edges are active edges
16	Reserved	Reserved, the reset value must be maintained.
15:13	TRGSEL[2:0]	Trigger selector
		The TRGSEL bits select the trigger source that will serve as a trigger event for the
		LPTIM among the below 8 available sources:
		000: PB6 or PC3
		001: RTC alarm A
		010: RTC alarm B
		011: RTC_TAMP1
		100: RTC_TAMP2
		101: RTC_TAMP3
		110: COMP1_OUT
		111: COMP2_OUT
12	Reserved	Reserved, the reset value must be maintained.
11:9	CLKPRE[2:0]	Clock division factor bit.
		000: / 1
		001: / 2
		010: / 4
		011: / 8
		100: / 16
		101: / 32
		110: / 64
		111: / 128
8	Reserved	Reserved, the reset value must be maintained.
7:6	TRIGFLT[1:0]	Configure the data filter trigger bit.
		The TRIGFLT value sets the number of consecutive equal samples that should be
		detected when a level change occurs on an internal trigger before it is considered as a
		valid level transition. An internal clock source must be present to use this feature




Bit Field	Name	Description
		00: Any trigger active level change is considered as a valid trigger.
		01: Trigger active level change must be stable for at least 2 clock periods before it is
		considered as valid trigger.
		10: Trigger active level change must be stable for at least 4 clock periods before it is
		considered as valid trigger.
		11: Trigger active level change must be stable for at least 8 clock periods before it is
		considered as valid trigger.
5	Reserved	Reserved, the reset value must be maintained.
4:3	CLKFLT[1:0]	Digital filter external clock input configuration
		The CLKFLT value sets the number of consecutive equal samples that should be
		detected when a level change occurs on an external clock signal before it is considered
		as a valid level transition. An internal clock source must be present to use this feature
		00: Any external clock signal level change is considered as a valid transition.
		01: External clock signal level change must be stable for at least 2 clock periods
		before it is considered as valid transition.
		10: External clock signal level change must be stable for at least 4 clock periods
		before it is considered as valid transition.
		11: External clock signal level change must be stable for at least 8 clock periods
		before it is considered as valid transition.
2:1	CLKPOL[1:0]	Clock Polarity
		If LPTIM is clocked by an external clock source:
		When the LPTIM is clocked by an external clock source, CLKPOL bits is used to
		configure the active edge or edges used by the counter:
		00: The rising edge is the active edge used for counting
		01: The falling edge is the active edge used for counting
		10: Both edges are active edges.
		11: Not allowed
		Note: When both external clock signal edges are considered active ones, the LPTIM
		must also be clocked by an internal clock source with a frequency equal to at least
		four time the external clock frequency.
		If the LPTIM is configured in Encoder mode (LPTIM_CFG.ENC bit is set):
		00: The encoder rising edge counting mode.
		01: The encoder falling edge counting mode.
		10: The encoder both edges counting mode.
0	CLKSEL	Clock selector
		The CLKSEL bit selects which clock source the LPTIM will use:
		0: LPTIM is clocked by internal clock source (APB1 clock or any of the embedded
		oscillators)
		1: LPTIM is clocked by an external clock source through the LPTIM external Input1



# 13.5.6 LPTIM Control Register (LPTIM\_CTRL)

Address offset: 0x10

Reset value: 0x0000 0000



Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained.
2	TSTCM	Timer start in Continuous mode
		This bit is set by software and cleared by hardware.
		In case of software start (LPTIM_CFG.TRGEN[1:0] = '00'), setting this bit starts the
		LPTIM in Continuous mode.
		If the software start is disabled (TRGEN[1:0] $\neq$ '00'), setting this bit starts the timer in
		Continuous mode as soon as an external trigger is detected.
		If this bit is set when a single pulse mode counting is ongoing, then the timer will not
		stop at the next match between the LPTIM_ARR and LPTIM_CNT registers and the
		LPTIM counter keeps counting in Continuous mode.
		This bit can be set only when the LPTIM is enabled. It will be automatically reset by
		hardware.
1	SNGMST	LPTIM start in Single pulse mode
		This bit is set by software and cleared by hardware.
		In case of software start (LPTIM_CFG.TRGEN[1:0] = '00'), setting this bit starts the
		LPTIM in single pulse mode.
		If the software start is disabled (LPTIM_CFG.TRGEN[1:0] $\neq$ '00'), setting this bit
		starts the LPTIM in single pulse mode as soon as an external trigger is detected.
		If this bit is set when the LPTIM is in continuous counting mode, then the LPTIM will
		stop at the following match between LPTIM_ARR and LPTIM_CNT registers.
		This bit can only be set when the LPTIM is enabled. It will be automatically reset by
0	LPTIMEN	LPTIM enable
		The LPTIMEN bit is set and cleared by software.
		0: LPTIM is disabled
		1: LPTIM is enabled

# 13.5.7 LPTIM Compare Register (LPTIM\_COMP)

Address offset: 0x14



Note: The LPTIM\_COMP register must only be modified when the LPTIM is enabled (LPTIM\_CTRL.LPTIMEN bit reset to '1')

31				 	 								16
	•			'	Rese	rved		•	•		•	'	
		1	1		1		1	1		1		· · · · · ·	
15													0
					CMPVA	L[15:0]	1	1					
	•	•	•				•	•	•	•	•		

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	CMPVAL[15:0]	Compare value
		CMPVAL is the compare value used by the LPTIM.

### 13.5.8 LPTIM Auto-Reload Register (LPTIM\_ARR)

Address offset: 0x18

Reset value: 0x0000 0001

Note: The LPTIM\_ARR register must only be modified when the LPTIM is enabled (LPTIM\_CTRL.LPTIMEN bit

reset to '1')

31											 16
'		'			Rese	rved		·			
	1		l	1			1	l	l	·	
15											 0
	1		1		ARRVA	.L[15:0]		ı	1	1	
					r	ar.					

 Bit Field
 Name
 Description

 31:16
 Reserved
 Reserved, the reset value must be maintained.

 15:0
 ARRVAL[15:0]
 Auto reload value

 ARRVAL is the autoreload value for the LPTIM.
 This value must be strictly greater than the LPTIM COMP.CMPVAL[15:0] value.

Note: The LPTIM clock source selects the internal clock source (LPTIM\_CFG. CKSLE = 0), and the counter is configured to increment for each valid clock pulse on Input1 (LPTIM\_CFG. CNTMEN = 1), and the maximum count value of the counter is ARRVAL - 1.

### 13.5.9 LPTIM Counter Register (LPTIM\_CNT)

Address offset: 0x1C





31												16
		1		1	Rese	rved	1		1	1		
15									•	•		0
		1	1	1	CNTVA	L[15:0]	1	1	1	1		
		1	1	1	CNTVA	L[15:0]	1	1	1	1	l	

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	CNTVAL[15:0]	Counter value
		When the LPTIM is running with an asynchronous clock, reading the LPTIM_CNT
		register may return unreliable values. So in this case it is necessary to perform two
		consecutive read accesses and verify that the two returned values are identical.
		If identical, the reading is reliable.



### 14 Real Time Clock (RTC)

#### 14.1 Introduction

- The real-time clock (RTC) is an independent BCD timer/counter
- The software supports daylight saving time compensation
- Programmable periodic automatic wake-up timer
- Two programmable alarm clocks
- Two 32-bit registers contain programming alarm clock, hour, minute, second, year, month, day (day), week (day of the week)
- Two independent 32-bit registers contain programming alarm, sub-second
- Digital precision calibration function
- Reference clock detection: a more accurate external clock source (50 or 60Hz) can be used to improve calendar accuracy
- Three intrusion detection events with configurable filtering and internal pull-ups
- Timestamp function
- 20 backup registers to save data in low power mode
- Multiple interrupt/event wake-up sources, including alarm A, alarm B, wake-up timer, timestamp, intrusion
- Automatically perform monthly compensation for 28, 29 (leap year), 30 and 31 days
- After the Backup domain is reset, all RTC registers are protected against possible accidental write access
- As long as the RTC is enabled and the voltage remains within the operating range, the RTC will not stop regardless of the device state (RUN, LP RUN, LP SLEEP, SLEEP, STOP2 or STANDBY state)
- Support to wake up MCU from supporting low power consumption mode (LP RUN mode, SLEEP mode, LP SLEEP mode, STOP2 mode and STANDBY mode).

#### 14.2 Main Feature

Main Function	Describe
Clock	RTC clock can be selected from LSI, LSE and HSE, which are 40KHz, 32.768KHz and HSE / 32 respectively
Reset	The APB interface is reset by the system, and some registers synchronized by the RTC module through the APB will be reset  The following registers will be cleared when the system is reset  • RTC_SUBS



Main Function	Describe
	RTC_TSH
	RTC_DATA
	• RTC_INITSTS (some bits)
	RTC core can be reset by backup domain reset
	Resets the RTC and preserves the contents of some registers in low power modes, including:
	RTC_CTRL
	• RTC_PRE
	RTC_CALIB
	• RTC SCTRL
	RTC TSSS, RTC TST and RTC TSD
	• RTC TMPCFG
	• RTC_WKUPT
	RTC_ALRMASS/RTC_ALRMA  RTG_ALRMASS/RTG_ALRMA
	RTC_ALRMBSS/RTC_ALRMB
	RTC_OPT
	• RTC_BKP(1~20)
Calendar	Calendars are divided into subseconds, seconds, minutes, hours (12 or 24 format), days (day of the week), date (day), month and year. These data are stored in shadow registers in the APB module.
Wakeup Timer	The output register RTC_OUT can be configured to send wake-up events to GPIO.  At the same time, it also can be configured as an interrupt/event to wake up the CPU in SLEEP, LP SLEEP, LP RUN, STOP2 modes.
Alarm	Programmable alarm clock and interrupt function. The alarm can be triggered by any combination of the calendar fields. When the alarm event occurs the alarm flag can be sent to GPIO through RTC_OUT register, and it also can be used to wake up the CPU or exit from the low power state; SLEEP, LP SLEEP, LP RUN, STOP2 and STANDBY modes.
Tamper	3 Tamper detection logic are a source of system Wakeup should a Tamper event happen on one of the input lines. The Tamper event also causes an erase of Back up registers when enabled. It is also a source of hardware trigger to LP Timer.
Timestamp	Time-stamp function for GPIO event saving. It is a source to Wakeup system from low power modes.  Alternatively a tamper event could be a source of Time-stamp event.



Main Function	Describe
	Alarm A/Alarm B interrupt/event
I4	Wakeup interrupt/event
Interrupts/events	Timestamp interrupt/event
	Tamper interrupt/event
Backup registers	20 independent backup registers

## **14.3 Function Description**

## 14.3.1 RTC Block Diagram




Figure 14-1 RTC Block Diagram

RTC includes the following modules:

- Alarm A and Alarm B event/interrupts
- Timestamp event/interrupt
- Tamper event/interrupt



- 20 32-bit backup registers
- RTC output function:
  - 256 Hz or 1Hz clock output (LSE frequency is 32.768 kHz).
  - Alarm clock output (polarity configurable), Alarm A and Alarm B are optional.
  - Auto wakeup output (polarity configurable).
- RTC input function:
  - Timestamp event detection
  - 50 or 60Hz reference clock input
  - Tamper event detection
- Control PC13 by configuring output register:
  - Set RTC OPT.TYPE bit to configure open-drain/push-pull output of PC13

#### 14.3.2 GPIO Controlled by RTC

Timestamp input come from IOM (mapped to PC13) or EXTI module, if EXTIIT module is needed to start, please refer to the timestamp trigger source selection register (EXTI TS SEL) for details.

RTC\_OUT (Alarm, Wakeup event or calibration output (256Hz or 1Hz)) is mapped to PC13. Regardless of the PC13 GPIO configuration, the PC13 pin configuration is controlled by the RTC as an output.

PC13 can be used as RTC TAMPER1 tamper detection pin, PA0 can be used as RTC TAMPER2 tamper detection pin, and PA8 can be used as RTC TAMPER3 tamper detection pin.

PB15 can be used as RTC REFCLKIN reference clock input pin.

#### 14.3.3 RTC Register Write Protection

PWR\_CTRL1.DRBP bit (see Power Control Register 1 (PWR\_CTRL1)) is cleared in default, so PWR\_CTRL1.DRBP bit must set to "1" to enable write access to the RTC register. Once the backup domain is reset, all write protection RTC registers are write protected. All write protection RTC registers require the following steps to unlock write protection:

- Write "0xCA" into RTC WRP register.
- Write "0x53" into RTC WRP register.

After unlocking these registers, it cannot be write protected unless the RTC is soft reset or power cycled. The unlocking mechanism only checks the write operation to the RTC\_WRP register. During or before and after the unlocking process, the write operation to other registers does not affect the unlocking result.

#### 14.3.4 RTC Clock And Prescaler

RTC clock source:



- LSE clock
- LSI clock
- HSE/32 clock

For the purpose of reduction of power consumption, the prescaler is divided into 2 programmable prescalers, they are asynchronous prescaler and synchronous prescaler. If both prescaler are used, it is recommended that the value of the asynchronous divider be as large as possible.

- A 7-bit asynchronous prescaler which is given by RTC PRE.DIVA[6:0] bits
- A 15-bit synchronous prescaler which is given by RTC PRE.DIVS[14:0] bits

The formula for  $f_{ck\_apre}$  and  $f_{ck\_spre}$  are given below:

$$f_{\text{ck\_apre}} = \frac{f_{RTCCLK}}{RTC\_PRE.DIVA[6:0]+1}$$

$$f_{\text{ck\_spre}} = \frac{f_{RTCCLK}}{(RTC\_PRE.DIVS[14:0]+1)*(RTC\_PRE.DIVA[6:0]+1)}$$

• The ck\_apre clock is used to driven RTC\_SUBS sub-second down counter. When it reaches 0, RTC\_SUBS is reloaded with the value of RTC\_PRE.DIVS[14:0].

#### 14.3.5 RTC Calendar

There are three shadow registers, they are RTC\_DATE, RTC\_TSH and RTC\_SUBS. The RTC time and date registers can be accessed through the shadow registers. It is also possible to access them directly to avoid the synchronization waiting time. The three shadow registers are as follow:

• RTC DATE: set and read date

• RTC TSH: set and read time

RTC SUBS: read sub-second

After every two RTCCLK cycles, the current calendar value is copied to the shadow register, and RTC\_INITSTS.RSYF bit is set to 1. This process is not performed in low power (Stop & Standby) modes. While exiting these modes, the shadow registers update the values after 2 RTCCLK cycles.

By default, when user try to access the calendar register, it accesses the contents of the shadow registers instead. User can access the calendar register directly by setting the RTC CTRL.BYPS bit.

When RTC\_CTRL.BYPS=0, calendar values are from shadow registers, when reading RTC\_SUBS, RTC\_TSH or RTC\_DATE register, it is necessary to make ensure the frequency of APB1 clock ( $f_{APB1}$ ) is at least 7 times the frequency of RTC clock ( $f_{RTCCLK}$ ), and APB1 clock frequency lower than RTC clock frequency is not allowed in any case. System reset will reset shadow registers.

### 14.3.6 Calendar Initialization and Configuration

The value of prescaler and calendar can be initialized by the following steps:

**NSING** 

- Enter initialization mode by setting "1" to RTC\_INITSTS.INITM bit, then wait for RTC\_INITSTS.INITF flag to be set 1.
- Set RTC\_PRE.DIVS[14:0] and RTC\_PRE.DIVA[6:0] value.
- Write the initial calendar values include time and date into the shadow registers (RTC\_TSH and RTC\_DATE) and configure the time format (12 or 24 hours) by the RTC\_CTRL.HFMT bit.
- Exit initialization mode by clearing the RTC INITSTS.INITM bit.

The values of calendar counter will automatically loaded from shadow registers after 4 RTCCLK clock cycles, then the calendar counter restarts.

Note: Before RTC enters initialization mode, it is necessary to ensure that the RTC\_SUBS.SS[15:0] value is not less than 2.

### 14.3.7 Calendar Reading

1. Reading calendar value when RTC CTRL.BYPS=0

Calendar value is read from shadow registers if RTC\_CTRL.BYPS=0. In order to read RTC calendar registers (RTC\_SUBS, RTC\_TSH and RTC\_DATE) correctly, APB1 clock frequency must be set equal to or greater than 7 times of RTC clock frequency. In any case, APB1 clock frequency must not be less than RTC clock frequency.

If APB1 clock frequency is not equal to or greater than 7 times of RTC clock frequency, refer to the following process to read calendar value.

- Read the data of RTC SUBS ,RTC TSH and RTC DATE twice.
- Compare the data read twice, if they are equal, the read data can be considered correct; if they are not equal, read the data for the third time.
- The third time read data can be considered correctly.

Shadow registers (RTC\_SUBS, RTC\_TSH and RTC\_DATE) are updated every two RTCCLK cycles. If user want to read calendar value in a short time(less than two RTCCLK cycles), RTC\_INITSTS.RSYF bit must be cleared by software after the first time read.

In some cases, it is necessary to wait until RTC INITSTS.RSYF bit is set 1 before read calendar value.

- After waking up from the low power modes (STOP mode, STANDBY mode), clear RTC\_INITSTS.RSYF bit, then wait RTC\_INITSTS.RSYF bit is set again.
- System reset.
- Calendar complete initialization.
- Calendar complete synchronization.
- 2. Reading calendar value when RTC CTRL.BYPS=1

Reading the calendar value directly from the calendar counter if RTC\_CTRL.BYPS=1. The advantage of this configuration is that read calendar value without delay after wakeup from the low power mode, the disadvantage is that these data of RTC\_SUBS, RTC\_TSH and RTC\_DATE may not be at a time.



To ensure the correctness of read calendar value, it is necessary to read RTC\_SUBS, RTC\_TSH and RTC\_DATE twice, then compare the data read twice, if they are equal, the read data can be considered correct.

### 14.3.8 Calibration Clock Output

When RTC\_CTRL.COEN set to 1, PC13 pin will output calibration clock. If RTC\_CTRL.CALOSEL=0 and RTC\_PRE.DIVA[6:0] = 0x7F, the RTC\_CALIB frequency is  $f_{RTCCLK}/RTC_PRE.DIVA[6:0]$ . This is equivalent to a calibration output of 256 Hz when the RTCCLK frequency is 32.768 kHz. The rising edge is recommended for there is slight jitter on the falling edge.

When RTC\_CTRL.CALOSEL=1 and "RTC\_PRE.DIVS[14:0]+1" is a non-zero integer multiple of 256, the RTC\_CALIB frequency is given by the formula  $f_{RTCCLK}/(256 * (DIVA+1))$ . This is equivalent to 1Hz calibration output when the RTCCLK frequency is 32.768 kHz and RTC\_PRE.DIVA[6:0] = 0x7F.

Note: When the RTC\_CALIB or RTC\_ALARM output is selected, the RTC\_OUT pin (PC13) is automatically configured as output, the duty cycle is about 4%\*10<sup>-6</sup>.

#### 14.3.9 Programmable Alarm

RTC has 2 programmable alarms: Alarm A and Alarm B.

TC alarm can be enabled or disable by RTC\_CTRL.ALxEN bit. If the alarm value match the calendar values, the RTC\_INITSTS.ALxF flag will be set to 1. Each calendar field can be selected to trigger alarm interrupt if RTC CTRL.ALxIEN bit is enabled.

Alarm output: Alarm A and Alarm B can be mapped to RTC\_ALxRM output when RTC\_CTRL.OUTSEL[1:0] is selected, and output polarity can be configured by RTC\_CTRL.OPOL bit.

Note: If the second field is selected (RTC\_ALARMx.MASK1 bit reset), RTC\_PRE.DIVS[14:0] must be larger than 3 to ensure correct operation.

#### 14.3.10 Alarm Configuration

Alarm A and Alarm B should be configured in the following below:

- Disable Alarm A/Alarm B by clearing RTC CTRL.ALAEN/RTC CTRL.ALBEN bit.
- Configure the Alarm x registers (RTC ALRMxSS/RTC ALARMx)
- Enable Alarm A/Alarm B interrupt by set RTC\_CTRL.ALAIEN/RTC\_CTRL.ALBIEN bit(this step can be selected as needed)
- Enable Alarm A/Alarm B by setting RTC CTRL.ALAEN/ RTC CTRL.ALBEN bit.

### 14.3.11 Alarm Output

When RTC\_CTRL.OUTSEL[1:0] !=0, RTC\_ALARM alternate function output is enable. There are Alarm A output, Alarm B output and Wakeup output to choose by the value of RTC\_CTRL.OUTSEL[1:0] bits.

RTC CTRL.OPOL bit control the polarity of the Alarm A, Alarm B or Wakeup output.



RTC OPT.TYPE bit control the RTC ALARM pin to output open drain or output pull-up.

When RTC\_CALIB or RTC\_ALARM output is selected, the RTC\_OUT pin (PC13) is automatically configured as output. The duty cycle is about 4%\*10<sup>-6</sup>..

#### 14.3.12 Periodic Automatic Wakeup

A 16-bit programmable auto-load down counter can generate periodic wakeup flag. Periodic automatic wakeup can be enabled by setting RTC CTRL.WTEN.

There are two wake-up input clock sources can be selected:

• RTC clock (RTCCLK) divided by 2/4/8/16.

Assume RTCCLK comes from LSE (32.768KHz), wake-up interrupt period can be configured range from 122us to 32s under the resolution down to 61us.

• Internal clock ck spre.

Assume ck\_spre frequency is 1Hz, the available wake-up time range from 2s to 18h, and the resolution is 1 second.

- When RTC\_CTRL.WKUPSEL [2:0] = 10x, the period is range from 2s to 18h.

After RTC\_CTRL .WTEN bit is set to 1, the down counter is running and when it reaches 0, RTC\_INITSTS.WTF will be set and the device can exit from low power mode when the periodic wakeup interrupt is enabled by setting the RTC\_CTRL.WTIEN bit.

Periodic wakeup output: periodic wakeup can be mapped to RTC\_ALxRM output when RTC\_CTRL.OUTSEL[1:0] is selected, the RTC\_OUT pin(PC13) is automatically configured as output, and output polarity can be configured by RTC\_CTRL.OPOL bit.

### 14.3.13 Wakeup Timer Configuration

The wakeup timer auto-reload value should be configured in the following below:

- Disable wakeup timer by clearing RTC CTRL.WTEN bit, then wait for RTC INITSTS.WTWF flag to be set 1.
- Select wake up timer clock by set RTC CTRL.WKUPSEL[2:0] bits.
- Configure the wake-up automatic reload value by set RTC WKUPT.WKUPT[15:0] bits.
- Enable Wakeup interrupt by set RTC CTRL.WTIEN bit(this step can be selected as needed)
- Enable wakeup timer by setting RTC CTRL.WTEN bit.

#### 14.3.14 Timestamp Function

Timestamp can be enabled by setting RTC\_CTRL.TSEN bit to 1. When a timestamp event is detected on the RTC\_TS pin, the calendar values of the event will be stored in the timestamp register (RTC\_TSSS, RTC\_TST, RTC\_TSD), and RTC\_INITSTS.TISF is set to 1. Timestamp event can generate an interrupt if RTC\_CTRL.TSIEN is set to 1. If a new timestamp event is detected when RTC INITSTS.TISF has been set to 1 already, the hardware sets

**NSING** 

RTC\_INITSTS.TISOVF flag to 1, and the timestamp registers (RTC\_TST and RTC\_TSD) will continue to hold the value of the previous event, which means timestamp registers(RTC\_TST and RTC\_TSD) data will not change when RTC\_INITSTS.TISF=1.

After the timestamp event caused by the synchronization process occurs again, RTC\_INITSTS.TISF is set to 1 in 2 RTC\_CLK cycles. There is no delay in the generation of RTC\_INITSTS.TISOVF. This means that if two timestamp events are very close, this can cause RTC\_INITSTS.TISOVF to be "1" and RTC\_INITSTS.TISF to be "0". Therefore, after detecting that RTC\_INITSTS.TISF is "1", then detect RTC\_INITSTS.TISOVF bit.

Tamper event can trigger timestamp event when RTC TMPCFG.TPTS bit is set to 1.

If timestamp events are enabled, the timestamp will capture the calendar read in the timestamp register. When both tamper events and timestamp events are enabled, tamper events can also result in timestamp capture. Timestamp events can be generated on any of the 16 GPIO ports selected by EXTI. The GPIO pins in each port are selected by setting the corresponding EXTI TS SEL.TSSEL[3:0] bits.

#### 14.3.15 Tamper Detection

There are three tamper detection pin, RTC\_TAMP1 pin is PC13, RTC\_TAMP2 pin is PA0, RTC\_TAMP3 pin is PA8. RTC\_TAMPx pins can be used as tamper event detection function input pin. There are two detection modes, edge detection mode and level detection mode with configurable filtering function.

When RTC TAMPx event is detected, RTC BKP(1~20) registers will be erased if RTC TMPCFG.TPxONE=0.

Tamper detection initialization

There are three tamper detection pins, each of them can be configured independently. User need to configure tamper detection before enable RTC\_TMPCFG.TPxEN bit. When the tamper event is detected after tamper detection is enable, if RTC\_TMPCFG.TPxINTEN is set to 1, tamper event can generate an interrupt and RTC\_INITSTS.TAMxF bit will be set 1.

When RTC INITSTS.TAMxF is set to 1, a new tamper event on the same pin cannot be detected.

Timestamp on tamper event

Any tamper event can cause a timestamp event when RTC\_INITSTS.TPTS is set to 1, and RTC\_INITSTS.TISF bit and RTC\_INITSTS.TISOVF bit will be set as a normal timestamp event.

Edge detection of tamper input

When RTC\_TMPCFG.TPFLT[1:0] bits set to 0, tamper detection is set to edge detection, and one of rising edge or falling edge is controlled by RTC\_TMPCFG.TPxTRG bit. The RTC\_TAMPx pin will generate a tamper detection event when corresponding edge is detected.

Because of RTC\_BKP( $1\sim20$ ) can be reset when tamper event is detected, it is necessary to ensure that tamper event detection and writing to RTC\_BKP( $1\sim20$ ) will not occur at the same time. It is recommended to start the tamper detection function after writing RTC\_BKP( $1\sim20$ ).

Filtered level detection of RTC TAMPx input

When RTC\_TMPCFG.TPFLT[1:0] bits set to 1/2/3, tamper detection is set to level detection. The value of RTC TMPCFG.TPFLT[1:0] determines the number of samples.

**NSING** 

The internal pull-up resistance of tamper pin can be precharged before each sampling, and the precharge time is controlled by RTC TMPCFG.TPPRCH[1:0] bits. Precharge will be disabled when RTC TMPCFG.TPPUDIS set 1.

Using RTC\_TMPCFG.TPFREQ[2:0] to determine the sampling frequency of level detection can optimize the best balance between tamper detection delay and pull-up power consumption.

#### 14.3.16 Daylight Saving Time Configuration

Daylight saving time function can be controlled by RTC\_CTRL.SU1H, RTC\_CTRL.AD1H, and RTC\_CTRL.BAKP bits. Calendar will subtract one hour when set RTC\_CTRL.SU1H bit to 1, and add one hour when set RTC\_CTRL.AD1H to 1. RTC\_CTRL.BAKP can be used to memorize this adjustment.

#### 14.3.17 RTC Reset

All system reset resources will reset some of the calendar shadow registers (RTC\_SUBS, RTC\_TSH and RTC\_DATE) and RTC initialization status register (RTC\_INITSTS) to their default values.

On the contrary, the Backup reset is used to reset the following registers and they are not affected by the system reset. The RTC current calendar register, the RTC control register (RTC\_CTRL), the pre-divider register (RTC\_PRE), the RTC calibration register (RTC\_CALIB), the RTC time-stamp register (RTC\_TSSS, RTC\_TST and RTC\_TSD), the wake-up timer registers (RTC\_WKUPT), the Alarm A and the Alarm B registers (RTC\_ALRMASS/RTC\_ALARMA and RTC\_ALRMBSS/RTC\_ALARMB), and the option registers (RTC\_OPT).

In addition, when the LSE clock is used, if the reset source is different from the Backup domain reset the RTC keeps on running under system reset (the list of the RTC domain registers is not affected by system reset, refer to RTC clock). When a Backup domain reset occurs, the RTC stops working and all RTC registers are set to their reset values.

### 14.3.18 RTC Sub-Second Register Shift Operation

When the value of calendar has a sub-second deviation compared to the external precision clock, the shift function can be used to improve the precision of calendar.

Calendar can use RTC\_SCTRL.AD1S and RTC\_SCTRL.SUBF[14:0] bits to control maximum delay or advance 1s. The resolution of the adjustment is 1/(RTC\_PRE.DIVS[14:0]+1) second, it means the higher value of RTC\_PRE.DIVS[14:0], the higher of the resolution. However, to keep the synchronous prescaler output at 1Hz, the higher RTC\_PRE.DIVS[14:0] means the lower RTC\_PRE.DIVA[6:0], then more power consuming.

Note: Before starting a shift operation, user must check RTC SUBS.SS[15] bit is 0.

Whenever write RTC\_SCTRL register, the RTC\_INITSTS.SHOPF flag will be set by hardware, which indicate a shift operation is pending. Once this shift operation is complete, the bit is cleared by hardware.

### 14.3.19 RTC Digital Clock Precision Calibration

Digital precision calibration is achieved by adjusting the number of RTC clock pulses in the calibration period. Digital precision calibration resolution is 0.954 PPM with the range from -487.1 PPM to +488.5 PPM.

When the input frequency is 32768 Hz, calibration period can be configured as 2<sup>20</sup>/2<sup>19</sup>/2<sup>18</sup> RTCCLK cycles or 32/16/8



seconds. The precision calibration register (RTC\_CALIB) indicates that there has RTC\_CALIB.CM[8:0] RTCCLK clock cycles will be reduced during the specified period.

The value of RTC\_CALIB.CM[8:0] represents the number of RTCCLK pulses to be reduced during specified period. While RTC\_CALIB.CP can be used to increase 488.5 PPM, every 2<sup>11</sup> RTCCLK cycles will inserts a RTCCLK pulse.

When using RTC\_CALIB.CM[8:0] and RTC\_CALIB.CP in combination, it can increase cycles range from -511 to +512 RTCCLK cycles, and the calibration range from -487.1 ppm to +488.5 ppm, with the resolution is about 0.954 ppm.

The effective calibrated frequency  $(f_{CAL})$  can be calculated by using the formula given below:

$$f_{CAL} = f_{RTCCLK} * \left(1 + \frac{RTC\_CALIB.CP*512 - RTC\_CALIB.CM[8:0]}{2^{n} + RTC\_CALIB.CM[8:0] - RTC\_CALIB.CP*512}\right)$$

Note: n=20/19/18

Calibrated when RTC PRE .DIVA[6:0]<3

When the asynchronous prescaler value (RTC\_PRE.DIVA[6:0]) is less than 3, the RTC\_CALIB.CP cannot be programmed to 1, and RTC CALIB.CP value will be ignored if the it has been set to 1.

When RTC\_PRE .DIVA[6:0]<3, the value of RTC\_PRE.DIVS[14:0] should be decrease. Assume RTCCLK frequency is 32768Hz:

- When RTC\_PRE .DIVA[6:0] =2, RTC\_PRE.DIVS[14:0]=8189.
- When RTC\_PRE .DIVA[6:0] =1, RTC\_PRE.DIVS[14:0]=16379.
- When RTC PRE .DIVA[6:0] =0, RTC PRE.DIVS[14:0]=32759.

The effective calibrated frequency ( $f_{CAL}$ ) can be calculated by using the formula given below:

$$f_{CAL} = f_{RTCCLK} * \left(1 + \frac{256 - RTC\_CALIB.CM[8:0]}{2^{n} + RTC\_CALIB.CM[8:0] - 265}\right)$$

Note: n=20/19/18

Verify RTC calibration

RTC output 1Hz waveform for measuring and verifying RTC precision.

Up to 2 RTCCLK cycles measurement error may occur when measure the RTC frequency in a limit measurement period. If the measurement period is the same as calibration period, the error can be eliminated.

• The calibration period is 32 seconds (default).

Using an accurate 32-second period to measure the 1Hz calibration output can ensure that the measurement error is within 0.447ppm (0.5 RTCCLK cycles within 32 seconds).

• The calibration period is 16 seconds.

Using an accurate 16-second period to measure the 1Hz calibration output can ensure that the measurement error is within 0.954ppm (0.5 RTCCLK cycles within 16 seconds).

• The calibration period is 8 seconds.



Using an accurate 8-second period to measure the 1Hz calibration output can ensure that the measurement error is within 1.907ppm (0.5 RTCCLK cycles within 8 seconds).

#### Dynamic recalibration

When RTC INITSTS.INITF=0, RTC CALIB register can update by using following steps:

- Wait RTC INITSTS.RECPF=0.
- A new value is written to the RTC CALIB, then RTC INITSTS.RECPF is automatically set to 1.
- The new calibration settings will take effect within 3 ck apre cycles after a data write to the RTC CALIB.

#### 14.3.20 RTC Low Power Mode

Lower Power Mode	RTC Working State	Exit Low Power Mode
SLEEP	Normal work	RTC interrupt
LP RUN	Normal work when the clock source of RTC is LSE	Alarm A, Alarm B, Periodic Wakeup, Tamper
LPRON	or LSI	event and Timestamp event
LP SLEEP	Normal work when the clock source of RTC is LSE	Alarm A, Alarm B, Periodic Wakeup, Tamper
LP SLEEP	or LSI	event and Timestamp event
STOP2	Normal work when the clock source of RTC is LSE	Alarm A, Alarm B, Periodic Wakeup, Tamper
\$10P2	or LSI	event and Timestamp event
STANDBY	Normal work when the clock source of RTC is LSE	Alarm A, Alarm B, Tamper event and
STANDET	or LSI	Timestamp event

## 14.4 RTC Registers

### 14.4.1 RTC Register Overview

**Table 14-1 RTC Register Overview** 

					_							1		-	1 _									_										_
Offset	Register	3.1	30	ć	67	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	RTC_TSH					Res	erve	ed				APM		HOT[1:0]		HOU	J[3:0]		Reserved	М	IIT[2:	0]		MIU	[3:0]		Reserved	S	CT[2:	0]		SCU	[3:0]	
	Reset Value											0	0	0	0	0	0	0	H	0	0	0	0	0	0	0	В	0	0	0	0	0	0	0
004h	RTC_DATE				F	leserv	ed					YR	T[3:0			YRL	[3:0]		W	DU[2	:0]	LOM		MOU	[3:0]		-	Keserved	DAT	[1:0]		DAU	[3:0]	
	Reset Value										0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	٢	2	0	0	0	0	0	1
008h	RTC_CTRL				F	leserv	ed				COEN		OUTSEL[1:0]	OPOL	CALOSEL	BAKP	SUIH	ADIH	TSIEN	WTIEN	ALBIEN	ALAIEN	TSEN	WTEN	ALBEN	ALAEN	Reserved	HFMT	BYPS	REFCLKEN	TEDGE		WKUPSEL[2:0]	
	Reset Value	1									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0
00Ch	RTC_INITSTS									Reserv	ed							RECPF	TAM3F	TAM2F	TAMIF	TISOVF	TISF	WTF	ALBF	ALAF	INITM	INITE	RSYF	INITSF	SHOPF	WTWF	ALBWF	ALAWF
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
010h	RTC_PRE		Reserved							D	IVA[(	5:0]			Reserved							DIV	VS[14	l:0]										
	Reset Value											1	1	1	1	1	1	1		0	0	0	0	0	0	0	1	1	1	1	1	1	1	1




Offset	Register	31	30	29	27	26	24 24	23	22	21	20	19	18	17	16	15	4	13	12	Ξ	10	6	∞	7	9	5	4	3	2	-	0
	RTC_WKUPT																					WK	UPT	[15:0	)1						
014h	Reset Value						Res	erved								1	1	1	1	1	1		1	1	1	1	1	1	1	1	1
	Reset value															1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
01Ch	RTC_ALARMA	MASK4	WKDSEL	DTT[1:0]	Ι	OTU[3:	0]	MASK3	APM	НОТ	[1:0]		HOU	[3:0]		MASK2	M	IT[2:0	0]		MIU[	[3:0]		MASKI	S	ET[2:0	0]		SEU[	3:0]	
	Reset Value	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
020h	RTC_ALARMB	MASK4	WKDSEL	DTT[1:0]	Ι	OTU[3:	0]	MASK3	APM	НОТ	[1:0]		HOU	[3:0]		MASK2	M	IT[2:0	0]		MIU[	[3:0]		MASKI	S	ET[2:0	0]		SEU[	3:0]	
	Reset Value	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
024h	RTC_WRP										Rese	erved											_				PKEY				
	Reset Value																							0	0	0	0	0	0	0	0
028h	RTC_SUBS						Res	erved								0	0.1	0	0	0	0		S[15		0	0	0	0		0	
	Reset Value	1														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
02Ch	RTC_SCTRL	AD1S						Rese	erved										. 1		. 1			3F[14			. 1				
	Reset Value	0							Ţ	1		l				q	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
030h	RTC_TST			R	eserved	i			APM	НОТ			HOU		0	Reserved		IT[2:0		0	MIU[			Reserved		ET[2:		0	SEU[		
	Reset Value							Π	0	0	0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	0	0
034h	RTC_TSD			Rese	erved				YRT	[3:0]			YRU	[3:0]		W	DU[2:	0]	MOT		MOU	[3:0]		Decembed	CSCI VC	DAT	[1:0]		DAU[	[3:0]	
	Reset Value							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	۵	2	0	0	0	0	0	0
038h	RTC_TSSS						Res	erved														S	SE[1	5:0]							
	Reset Value															0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
03Ch	RTC_CALIB						Res	erved								$^{\mathrm{CP}}$	CW8	CW16		Rese	rved					C	M[8:0	]			
	Reset Value							1	1	1 1		I				0	0	0					0	0	0	0	0	0	0	0	0
040h	RTC_TMPCFG			Reserve	ed		TP3MF	TP3NOE	TP3INTEN	TP2MF	TP2NOE	TP2INTEN	TP1MF	TPINOE	TPIINTEN	TPPUDIS	TPPRCH[1.0]	0.1 Jugar 111	TPEI TH-01		TPFI	REQ[2:	0]	TPTS	TP3TRG	TP3EN	TP2TRG	TP2EN	TPINTEN	TP1TRG	TP1EN
	Reset Value						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
044h	RTC_ALRMASS		Rese	erved	MA	SKSSA	[3:0]				R	eserv	ed										SSV	V[14:	0]						
	Reset Value				0	0 0	0										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
048h	RTC_ALRMBSS		Rese	erved	MA	SKSSB	[3:0]				R	eserv	ed										SSV	V[14:	0]						
	Reset Value				0	0 0	0										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
04Ch	RTC_OPT													R	eserv	ed															TYPE
0501	Reset Value																														0
050h ~	RTC_BKPx														BF[3	31:0]															
09Ch	Reset Value	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### 14.4.2 RTC Calendar Time Register (RTC\_TSH)

Address offset: 0x00






Bit Field	Name	Description
31:23	Reserved	Reserved, the reset value must be maintained
22	APM	AM/PM format.
		0:AM format or 24-hour format
		1:PM format
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	Reserved	Reserved, the reset value must be maintained
14:12	MIT [2: 0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	Reserved	Reserved, the reset value must be maintained
6:4	SCT[2:0]	Describes the second tens value in BCD format
3:0	SCU[3:0]	Describes the second units value in BCD format

# 14.4.3 RTC Calendar Date Register (RTC\_DATE)

Address offset: 0x04




Bit Field	Name	Description				
31:24	Reserved	Reserved, the reset value must be maintained				
23:20	YRT[3:0]	Describes the year tens value in BCD format				
19:16	YRU[3:0]	Describes the year units value in BCD format				
15:13	WDU[2:0]	Describes which Week day				
		000: Forbidden				
		001: Monday				
		111: Sunday				
12	MOT	Describes the month tens value in BCD format				
11:8	MOU[3:0]	escribes the month units value in BCD format				



Bit Field	Name	Description						
7:6	Reserved	Reserved, the reset value must be maintained						
5:4	DAT[1:0]	Describes the date tens value in BCD format						
3:0	DAU[3:0]	Describes the date units value in BCD format						

## 14.4.4 RTC Control Register (RTC\_CTRL)

Address offset: 0x08



Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained
23	COEN	Calibration output enable
		This bit controls RTC_CALIB output
		0: Disable calibration output
		1: Enable calibration output
22:21	OUTSEL[1:0]	Output selection
		These bits are used to select the alarm/wakeup output
		00: Disable output
		01: Enable Alarm A output
		10: Enable Alarm B output
		11: Enable Wakeup output
20	OPOL	Output polarity bit
		This bit is used to configure the polarity of output.
		0: Outputs high level when the selected output triggers(see OUTSEL[1:0])
		1: Outputs low level when the selected output triggers(see OUTSEL[1:0])
19	CALOSEL	Calibration output selection
		When RTC_CTRL.COEN=1, RTCCLK = 32.768KHz and prescale at their default value
		(RTC_PRE.DIVA[6:0]=127 and RTC_PRE.DIVS[14:0]=255).
		0: Calibration output is 256 Hz
		1: Calibration output is 1 Hz
18	BAKP	Daylight saving time record
		This bit is written by the user
		0: Not record daylight saving time
		1: Record daylight saving time
17	SU1H	Subtract 1 hour (winter time change)
		1 hour will be subtracted to the calendar time when the current hour value is not 0. This




Bit Field	Name	Description
		bit is always read as 0.
		0: No effect.
		1: Subtracts 1 hour to the current time.
16	AD1H	Add 1 hour (summer time change)
		When this bit is set, 1 hour can be added to the calendar time. This bit is always read as.
		0: No effect.
		1: Adds 1 hour to the current time.
15	TSIEN	Time-stamp interrupt enable
		0: Disable time-stamp interrupt.
		1: Enable time-stamp interrupt.
14	WTIEN	Wakeup timer interrupt enable
		0: Disable wakeup timer interrupt.
		1: Enable wakeup timer interrupt.
13	ALBIEN	Alarm B interrupt enable
		0: Disable Alarm B interrupt
		1: Enable Alarm B Interrupt
12	ALAIEN	Alarm A interrupt enable
		0: Disable Alarm A interrupt
		1: Enable Alarm A interrupt
11	TSEN	Timestamp enable
		0: Disable timestamp
		1: Enable timestamp
10	WTEN	Wakeup timer enable
		0: Disable wakeup timer
		1: Enable wakeup timer
9	ALBEN	Alarm B enable
		0: Disable Alarm B
		1: Enable Alarm B
8	ALAEN	Alarm A enable
		0: Disable Alarm A
		1: Enable Alarm A
7	Reserved	Reserved, the reset value must be maintained
6	HFMT	Hour format bit
		0: 24 hour format
		1: Am/PM format
5	BYPS	Bypass values from the shadow registers
		0: Calendar values are copied from the shadow registers, which are refreshed every two
		RTCCLK cycles.
		Calendar values are copied directly from the calendar counters.
		Note: If the frequency of the APB1 clock falls below seven times the frequency of
		RTCCLK, RTC_CTRL.BYPS bit must be set to '1'



Bit Field	Name	Description							
4	REFCLKEN	RTC_REFIN reference clock detection enable (50 or 60 Hz)							
		0: Disable RTC_REFIN detection							
		1: Enable RTC_REFIN detection							
		Note: RTC_PRE.DIVS must be 0x00FF							
3	TEDGE	Time-stamp event active edge							
		0: Input rising edge creates a timestamp event							
		1: Input falling edge creates a timestamp event							
		TSE need to be reset when TEDGE is changed to avoid unwanted RTC_INITSTS.TISF							
		setting.							
2:0	WKUPSEL[2:0]	Wakeup clock selection							
		000: RTC clock is divided by 16							
		001: RTC clock is divided by 8							
		010: RTC clock is divided by 4							
		011: RTC clock is divided by 2							
		10x: ck_spre (usually 1Hz) clock is selected							

# 14.4.5 RTC Initial Status Register (RTC\_INITSTS)

Address offset: 0x0C



Bit Field	Name	Description
31:17	Reserved	Reserved, the reset value must be maintained
16	RECPF	Recalibration pending flag
		The RECPF status flag is automatically set to '1' when software writes to the
		RTC_CALIB register, indicating that the RTC_CALIB register is blocked. After the
		new calibration settings are processed, this bit returns to '0'.
15	TAM3F	RTC_TAMP3 detection flag
		This flag is set to '1' by hardware when a tamper event is detected on the
		RTC_TAMP3 input pin.
		This flag can be cleared by software writing 0
14	TAM2F	RTC_TAMP2 detection flag
		This flag is set to '1' by hardware when a tamper event is detected on the
		RTC_TAMP2 input pin.
		This flag can be cleared by software writing 0
13	TAM1F	RTC_TAMP1 detection flag



Bit Field	Name	Description
		This flag is set to '1' by hardware when a tamper event is detected on the
		RTC_TAMP1 input pin.
		This flag can be cleared by software writing 0
12	TISOVF	The time-stamp overflow flag
		This flag is set to '1'by hardware when a time-stamp event happens when TISF bit is
		set.
		This flag can be cleared by software writing 0. It is advised to check and clear
		TISOVF only after clearing the TISF bit. Otherwise, an overflow might not be noticed
		if a timestamp event occurs immediately before the TISF bit is being cleared.
11	TISF	Time-stamp flag
		This flag is set to '1' by hardware when a time-stamp event happens.
		This flag can be cleared by software writing 0
10	WTF	Wake up timer flag
		This flag is set by hardware when the value of wakeup auto-reload counter reaches 0.
		This flag is cleared by software by writing 0.
		This flag must be cleared by software at least 1.5 RTCCLK periods before WTF is set
		again.
9	ALBF	Alarm B flag
		This flag is set to '1' by hardware when the time/date registers value match the Alarm
		B register values.
		This flag can be cleared by software writing 0
8	ALAF	Alarm A flag
		This flag is set to '1' by hardware when the time/date registers value match the Alarm
		A register values.
		This flag can be cleared by software writing 0
7	INITM	Enter Initialization mode
		0: Free running mode
		1: Enter initialization mode and set calendar time value, date value, and prescale
		value.
6	INITF	Initialization flag
		RTC is in initialization state when this bit is '1', and calendar time, date and prescale
		value can be updated.
		0: Calendar time, date and prescale value can not be updated
		1: Calendar time, date and prescale value can be updated
5	RSYF	Register synchronization flag
		This flag is set to '1' by hardware when the calendar value are copied into the shadow
		registers. This bit is cleared by hardware when in initialization mode, while a shift
		operation is pending (SHOPF = 1), or when in bypass shadow register mode
		(RTC_CTRL.BYPS = 1). This bit can also be cleared by software.
		It is cleared either by software or by hardware in initialization mode.
		0: Calendar shadow register not yet synchronized
		1: Calendar shadow register synchronized




Bit Field	Name	Description
4	INITSF	Initialization status flag
		This flag is set to '1' by hardware when the calendar year field is different from 0 (which
		is the RTC domain reset state).
		0: Calendar has not been initialized
		1: Calendar has been initialized
3	SHOPF	Shift operation pending flag
		This flag is set to '1' by hardware as soon as a shift operation is initiated by a write to
		the RTC_SCTRL register. It is cleared by hardware when the corresponding shift
		operation has been completed, note that writing to the SHOPF bit has no effect.
		0: No shift operation is pending
		1: A shift operation is pending
2	WTWF	Wakeup timer write flag
		0: Wakeup timer configuration update is not allowed
		1: Wakeup timer configuration update is allowed
1	ALBWF	Alarm B write flag
		This flag is set to '1' by hardware when Alarm B values can be changed, after the
		RTC_CTRL.ALBEN bit has been set to 0.
		0: Alarm B update is not allowed
		1: Alarm B update is allowed
0	ALAWF	Alarm A write flag.
		This flag is set to '1' by hardware when Alarm A values can be changed, after the
		RTC_CTRL.ALAEN bit has been set to 0.
		0: Alarm A update is not allowed
		1: Alarm A update is allowed

# 14.4.6 RTC Prescaler Register (RTC\_PRE)

Address offset: 0x10

Reset value: 0x007F 00FF



Bit Field	Name	Description					
31:23	Reserved	deserved, the reset value must be maintained					
22:16	DIVA[6:0]	Asynchronous prescaler factor					
		$f_{ck\_apre} = \text{RTCCLK/(DIVA[6:0]+1)}$					
15	Reserved	Reserved, the reset value must be maintained					
14:0	DIVS[14:0]	Synchronous prescaler factor					




Bit Field	Name	Description
		$f_{ck\_spre} = f_{ck\_apre}/(\text{DIVS}[14:0]+1)$

## 14.4.7 RTC Wakeup Timer Register (RTC\_WKUPT)

Address offset: 0x14

Reset value: 0x0000 FFFF



Bit Field	Name	Description						
31:16	Reserved	Reserved, the reset value must be maintained						
15:0	WKUPT[15:0]	Wake up auto-reload value bits						
		The RTC_INITSTS.WTF flag is set every (WKUPT[15:0] + 1) ck_wut cycles when						
		the RTC_CTRL.WTEN=1. The wakeup timer becomes 17-bits When						
		RTC_CTRL.WKUPSEL[2]=1.						
		Note:						
		This register change (such as the second setting or later Settings) needs to be changed						
		in the wakeup interrupt, otherwise the changed settings will not take effect						
		immediately, but will take effect after the next wakeup;						
		In particular, when RTC_CTRL.WKUPSEL[2:0] is set to 010, the modified setting						
		does not take effect immediately, but will take effect after wake up in the next cycle.;						

# 14.4.8 RTC Alarm A Register (RTC\_ALARMA)

Address offset: 0x1C

31	30	29	28	27		24	23	22	21	20	19		16
MASK4	WKDSEL	DTT	[1:0]		DTU[3:0]		MASK3	APM	нот	[1:0]		HOU[3:0]	<u> </u>
rw 15	rw 14	r	w 12	11	rw	8	rw 7	rw 6	rv	w 4	3	rw	0
MASK2		MIT[2:0]	1		MIU[3:0]	1	MASK1		SET[2:0]			SEU[3:0]	
rw		rw			rw	•	rw		rw		•	rw	


Bit Field	Name	Description
31	MASK4	Alarm date mask
		0: Date/day match
		1: Date/day not match
30	WKDSEL	Week day selection



Bit Field	Name	Description
		0: DTU[3:0] represents the date units
		1: DTU[3:0] represents week day only. DTT[1:0] is not considered
29:28	DTT[1:0]	Describes the date tens value in BCD format
27:24	DTU[3:0]	Describes the date units value in BCD format
23	MASK3	Alarm hours mask
		0: Hours match
		1: Hours not match
22	APM	AM/PM notation
		0: AM or 24 hours format
		1: PM format
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	MASK2	Alarm minutes mask
		0: Minutes match
		1: Minutes not match
14:12	MIT[2:0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	MASK1	Alarm seconds mask
		0: Seconds match
		1: Seconds not match
6:4	SET[2:0]	Describes the second tens value in BCD format
3:0	SEU[3:0]	Describes the second units value in BCD format

# 14.4.9 RTC Alarm B Register (RTC\_ALARMB)

Address offset: 0x20



Bit Field	Name	Description	
31	MASK4	Alarm date mask	
		0: Date/day match	
		1: Date/day not match	
30	WKDSEL	Week day selection	
		0: DTU[3:0] represents the date units	
		1: DTU[3:0] represents week day only. DTT[1:0] is not considered	




Bit Field	Name	Description
29:28	DTT[1:0]	Describes the date tens value in BCD format
27:24	DTU[3:0]	Describes the date units value in BCD format
23	MASK3	Alarm hours mask
		0: Hours match
		1: Hours not match
22	APM	AM/PM notation
		0: AM or 24 hours format
		1: PM format
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	MASK2	Alarm minutes mask
		0: Minutes match
		1: Minutes not match
14:12	MIT[2:0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	MASK1	Alarm seconds mask
		0: Seconds match
		1: Seconds not match
6:4	SET[2:0]	Describes the second tens value in BCD format
3:0	SEU[3:0]	Describes the second units value in BCD format

## 14.4.10 RTC Write Protection register (RTC\_WRP)

Address offset: 0x24

Reset value: 0x0000 0000



Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained
7:0	PKEY[7:0]	Write protection key
		Reading this byte always returns 0x00.
		For detail on how to unlock RTC register write protection, see chapter RTC register
		write protection.

# 14.4.11 RTC Sub-Second Register (RTC\_SUBS)

Address offset: 0x28



Reset value: 0x0000 0000

31														16
			l	'		Rese	rved		ı			'	'	
	1			-		ı			1			1		
15														0
	1	1	1	1	1	SS[]	5:0]	1	1	1	1	1	ı	

Bit Field	Name	Description		
31:16	Reserved	Reserved, the reset value must be maintained		
15:0	SS[15:0]	Sub-second value.		
		The value is the counter value of synchronous prescaler. This sub-second value is		
		calculated by the below formula:		
		Sub-second value = (RTC_PRE.DIVS[14:0]-SS)/( RTC_PRE.DIVS[14:0]+1)		
		Note: SS[15:0] can be larger than RTC_PRE.DIVS[14:0] only after the shift		
		operation is finished. In this case, the correct time/date is one second slower than the		
		time/date indicated by RTC_TSH/RTC_DATE.		

# 14.4.12 RTC Shift Control Register (RTC\_SCTRL)

Address offset: 0x2C

31	30		 	 						 	16
AD1S	'	'				Reserved		•	1		
w 15	14										0
Reserved					5	SUBF[14:0]					

Bit Field	Name	Description
31	AD1S	Add one second
		0: No add one second.
		1: Add one second to the clock/calendar
		This bit can only be written and read as zero. Writing to this bit does not have an impact
		when RTC_INITSTS.SHOPF=1.
30:15	Reserved	Reserved, the reset value must be maintained
14:0	SUBF[14:0]	Subtract a fraction of a second
		There bits can only be written and read as zero Writing to this bit does not have an
		impact when RTC_INITSTS.SHOPF=1. The value which is written to SUBF[14:0] is
		added to the synchronous prescaler counter, and the clock will delay:
		Delay (seconds) = $(SUBF[14:0]) / (DIVS[14:0] + 1)$
		AD1S bit can be used together with the SUBF[14:0]bits:
		Advance (seconds) = $(1 - ((SUBF[14:0]+1) / (DIVS[14:0] + 1)))$ .




Bit Field	Name	Description
		Note: RTC_INITSTS.RSYF bit will be cleared when write SUBF[14:0]. When
		RTC_INITSTS.RSYF=1, the shadow registers have been updated with the shifted time.

# 14.4.13 RTC Timestamp Time Register (RTC\_TST)

Address offset: 0x30


Reset value: 0x0000 0000



Bit Field	Name	Description
31:23	Reserved	Reserved, the reset value must be maintained
22	APM	AM/PM notation
		0: AM or 24-hour clock
		1: PM
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	Reserved	Reserved, the reset value must be maintained
14:12	MIT[2:0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	Reserved	Reserved, the reset value must be maintained
6:4	SET[2:0]	Describes the second tens value in BCD format
3:0	SEU[3:0]	Describes the second units value in BCD format

# 14.4.14 RTC Timestamp Date Register (RTC\_TSD)

Address offset: 0x34



Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained




Bit Field	Name	Description
23:20	YRT[3:0]	Describes the year tens value in BCD format
19:16	YRU[3:0]	Describes the year units value in BCD format
15:13	WDU[2:0]	Describes which Week day
		000: Forbidden
		001: Monday
		111: Sunday
12	MOT	Describes the month tens value in BCD format
11:8	MOU[3:0]	Describes the month units value in BCD format
7:6	Reserved	Reserved, the reset value must be maintained
5:4	DAT[1:0]	Describes the date tens value in BCD format
3:0	DAU[3:0]	Describes the date units value in BCD format

## 14.4.15 RTC Timestamp Sub-second Register (RTC\_TSSS)

Address offset: 0x38

Reset value: 0x0000 0000




Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	SSE[15:0]	Sub second value
		SSE[15:0] is the value in the synchronous prescaler counter. The fraction of a second
		is provided by the formula below:
		Second fraction = (RTC_PRE.DIVS[14:0] - SSE[15:0]) / (RTC_PRE.DIVS[14:0] + 1)
		Note: SSE[15:0] can be larger than RTC_PRE.DIVS[14:0] only after a shift
		operation. In that case, the correct time/date is one second less than as indicated by
		RTC_TSH/RTC_DATE.

## 14.4.16 RTC Calibration Register (RTC\_CALIB)

Address offset: 0x3C






Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15	СР	Increase frequency of RTC by 488.5 ppm
		This feature is intended to be used along with CM[8:0]. When RTCCLK frequency is
		32768 Hz, the number of RTCCLK pulses added during a 32-second window is ((512
		* CP) – CM[8:0]).
		0: No add pulse.
		1: One RTCCLK pulse is inserted every 2 <sup>11</sup> pulses.
14	CW8	Select an 8-second calibration cycle period
		0: Not effect.
		1: Select an 8-second calibration period.
		When CW8 is set to '1', the 8-second calibration cycle period is selected.
		Note: when $CW8 = 1$ , $CM[1:0]$ will always be $00'$
13	CW16	To select a 16-second calibration cycle period
		0: Not effect.
		1: Select a calibration period of 16 seconds. If CW8 = 1, this bit cannot be set to 1.
		Note: when CW16 = 1, CM[0] will always be '0'
12:9	Reserved	Reserved, the reset value must be maintained
8:0	CM[8:0]	Negative calibration bits
		The number of mask pulse out of 220 RTCCLK pulses. This effectively decreases the
		frequency of the calendar with a resolution of 0.9537 ppm.

# 14.4.17 RTC Tamper Configuration Register (RTC\_TMPCFG)

Address offset: 0x40



Bit Field	Name	Description
31:25	Reserved	Reserved, the reset value must be maintained
24	TP3MF	Tamper 3 mask flag



Bit Field	Name	Description
		0: Not mask tamper 3 event.
		1: Mask tamper 3 event.
		Note: The Tamper 3 interrupt must not be enabled when TP3MF is set.
23	TP3NOE	Tamper 3 no erase
		0: Backup registers values are erased by Tamper 3 event.
		1: Backup registers values are not erased by Tamper 3 event.
22	TP3INTEN	Tamper 3 interrupt enable
		0: Disable tamper 3 interrupt when TPINTEN = 0.
		1: Enabled tamper 3 interrupt
21	TP2MF	Tamper 2 mask flag
		0: Not mask tamper 2 event.
		1: Mask tamper 2 event.
		Note: The Tamper 2 interrupt must not be enabled when TP2MF is set.
20	TP2NOE	Tamper 2 no erase
		0: Backup registers values are erased by Tamper 2 event.
		1: Backup registers values are not erased by Tamper 2 event.
19	TP2INTEN	Tamper 2 interrupt enable
		0: Disable tamper 2 interrupt when TPINTEN = 0.
		1: Enabled tamper 2 interrupt
18	TP1MF	Tamper 1 mask flag
		0: Not mask tamper 1 event.
		1: Mask tamper 1 event.
		Note: The Tamper 1 interrupt must not be enabled when TP1MF is set.
17	TP1NOE	Tamper 1 no erase
		0: Backup registers values are erased by Tamper 1 event.
		1: Backup registers values are not erased by Tamper 1 event.
16	TP1INTEN	Tamper 1 interrupt enable
		0: Disable tamper 1 interrupt when TPINTEN = 0.
		1: Enabled tamper 1 interrupt
15	TPPUDIS	RTC_TAMPx Pull-up disable bit.
		0: Enable precharge RTC_TAMPx pins before each sampling.
		1: Disable precharge RTC_TAMPx pins
14:13	TPPRCH[1:0]	RTC_TAMPx Precharge duration.
		These bits determine the the precharge time before each sampling.
		0x0: 1 RTCCLK cycles
		0x1: 2 RTCCLK cycles
		0x2: 4 RTCCLK cycles
		0x3: 8 RTCCLK cycles
12:11	TPFLT[1:0]	RTC_TAMPx filter count
		These bits determine the number of consecutive samples when occur active level.
		0x0: Triggers a tamper event at the active level.



Bit Field	Name	Description
		0x1: Triggers a tamper event after 2 consecutive samples at the active level.
		0x2: Triggers a tamper event after 4 consecutive samples at the active level.
		0x3: Triggers a tamper event after 8 consecutive samples at the active level.
10:8	TPFREQ[2:0]	Tamper sampling frequency
		This bit determines the frequency at the each RTC_TAMPx input is sampled.
		0x0: Sampling once every 32768 RTCCLK (1 Hz when RTCCLK = 32.768 KHz).
		0x1: Sampling once every 16384 RTCCLK.
		0x2: Sampling once every 8192 RTCCLK.
		0x3: Sampling once every 4096 RTCCLK.
		0x4: Sampling once every 2048 RTCCLK.
		0x5: Sampling once every 1024 RTCCLK.
		0x6: Sampling once every 512 RTCCLK.
		0x7: Sampling once every 256 RTCCLK.
7	TPTS	Tamper event trigger timestamp
		0: Disable tamper event trigger timestamp
		1: Enable tamper event trigger timestamp
		TPTS is valid even if RTC_CTRL.TSEN=0.
6	TP3TRG	Tamper 3 event trigger edge
		if TPFLT[1:0] != 00, tamper detection is in level mode:
		0: low level trigger a tamper detection event.
		1: high level trigger a tamper detection event.
		if TPFLT = 00, tamper detection is in edge mode:
		0: Rising edge trigger a tamper detection event.
		1: Falling edge trigger a tamper detection event
5	TP3EN	Tamper 3 detection enable
		0: Disable tamper detection
		1: Enable tamper detection
4	TP2TRG	Tamper 2 event trigger edge
		if TPFLT[1:0] != 00, tamper detection is in level mode:
		0: low level trigger a tamper detection event.
		1: high level trigger a tamper detection event.
		if TPFLT = 00, tamper detection is in edge mode:
		0: Rising edge trigger a tamper detection event.
		1: Falling edge trigger a tamper detection event
3	TP2EN	Tamper 2 detection enable
		0: Disable tamper detection
		1: Enable tamper detection
2	TPINTEN	Tamper event interrupt enable.
_		0: Disable tamper interrupt
		1: Enable tamper interrupt
		Note: This bit enables the interrupt of all tamper pins events, regraadless of
		TPxINTEN level. If this bit is cleared, each tamper event interrupt can be individually




Bit Field	Name	Description
		enabled by setting TPxINTEN.
1	TP1TRG	Tamper 1 event trigger edge
		if TPFLT[1:0] != 00, tamper detection is in level mode:
		0: low level trigger a tamper detection event.
		1: high level trigger a tamper detection event.
		if TPFLT = 00, tamper detection is in edge mode:
		0: Rising edge trigger a tamper detection event.
		1: Falling edge trigger a tamper detection event
0	TP1EN	Tamper 1 detection enable
		0: Disable tamper detection
		1: Enable tamper detection

# 14.4.18 RTC Alarm A Sub-Second Register (RTC\_ALRMASS)

Address offset: 0x44

Reset value: 0x0000 0000



rw


Bit Field	Name	Description
31:28	Reserved	Reserved, the reset value must be maintained
27:24	MASKSSB[3:0]	Mask the most significant bit from this bits.
		0x0: No comparison on sub seconds for Alarm. The alarm is set when the seconds
		unit is incremented (assuming that the rest of the fields match).
		0x1: Only SSV[0] is compared and other bits are not compared.
		0x2: Only SSV[1:0] are compared and other bits are not compared.
		0x3: Only SSV[2:0] are compared and other bits are not compared.
		0xC: Only SSV[11:0] are compared and other bits are not compared.
		0xD: Only SSV[12:0] are compared and other bits are not compared.
		0xE: Only SSV[13:0] are compared and other bits are not compared.
		0xF: SSV[14:0] are compared
		Synchronization counter RTC_SUBS.SS[15] bit is never compared.
23:15	Reserved	Reserved, the reset value must be maintained
14:0	SSV[14:0]	Sub seconds value
		This value is compared with the synchronous prescaler counter RTC_SUBS.SS[14:0],
		and bit number of compared is controlled by MASKSSB[3:0].



### 14.4.19 RTC Alarm B Sub-second Register (RTC\_ALRMBSS)

Address offset: 0x48

Reset value: 0x0000 0000




Bit Field Name Description 31:28 Reserved Reserved, the reset value must be maintained 27:24 MASKSSB[3:0] Mask the most significant bit from this bits. 0x0: No comparison on sub seconds for Alarm. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match). 0x1: Only SSV[0] is compared and other bits are not compared. 0x2: Only SSV[1:0] are compared and other bits are not compared. 0x3: Only SSV[2:0] are compared and other bits are not compared. 0xC: Only SSV[11:0] are compared and other bits are not compared. 0xD: Only SSV[12:0] are compared and other bits are not compared. 0xE: Only SSV[13:0] are compared and other bits are not compared. 0xF: SSV[14:0] are compared Synchronization counter RTC\_SUBS.SS[15] bit is never compared. 23:15 Reserved Reserved, the reset value must be maintained 14:0 SSV[14:0] Sub seconds value This value is compared with the synchronous prescaler counter RTC SUBS.SS[14:0], and bit number of compared is controlled by MASKSSB[3:0].

# 14.4.20 RTC Option Register (RTC\_OPT)

Address offset: 0x4C

Reset value: 0x0000 0000




rw



Bit Field	Name	Description										
31:1	Reserved	Reserved, the reset value must be maintained										
0	TYPE	RTC_ALARM output type on PC13										
		0: Open-drain output										
		1: Push-pull output										

# 14.4.21 RTC Backup Registers (RTC\_BKP(1~20))

Address offset: 0x50 to 0x9C



Bit field	Name	Description
31:0	BF[31:0]	Backup data
		These registers can be wrote and read by software.
		These registers are powered by the BKR when MR is turned off, so when the system is
		reset, these registers are not reset and the contents of the registers are still valid when
		the device is operating in a low power mode.
		If RTC_TMPCFG.TPxNOE=0, these registers are reset when tamper x event detection
		happens.



### 15 Independent Watchdog (IWDG)

#### 15.1 Introduction

The N32L40x has built-in independent watchdog (IWDG) and window watchdog (WWDG) timers to solve the problems caused by software errors. The watchdog timer is very flexible to use, which improves the security of the system and the accuracy of timing control.

The independent Watchdog (IWDG) is driving by Low-speed internal clock (LSI clock) running at 40 KHz, which will still running event dead loop or MCU stuck is happening. This can provide higher safety level, timing accuracy and flexibility of watchdog. It can reset and resolve system malfunctions due to software failure. The IWDG is best suited for applications that require the watchdog to run as a totally independent process outside the main application, but have lower timing accuracy constraints.

#### 15.2 Main Features

- Independent 12-bit down-counter
- RC oscillator provides independent clock source, which can operate in RUN, SLEEP, LOW POWER RUN, LOW POWER SLEEP, STOP2 and STANDBY mode.
- Reset and low-power wake-up can be matched.
- A system reset occurs when the down counter reaches 0x0000 (if watchdog activated).

Email: sales@nsing.com.sg



### **15.3 Function Description**




Figure 15-1 Functional Block Diagram Of The Independent Watchdog Module

Note: Watchdog function is in  $V_{DD}$  power supply area, and it can still work normally in RUN, SLEEP, LOW POWER RUN, LOW POWER SLEEP, STOP2 and STANDBY modes.

To enable IWDG, we need to write 0xCCCC to IWDG\_KEY.KEYV[15:0] bits. Counter starts counting down from reset value (0xFFF). When counter count to 0x000, it generates a reset signal (IWDG\_RESET) to MCU. Other than that, as long as 0xAAAA (reload request) is write to IWDG\_KEY.KEYV[15:0] bits before reset, the counter value is set to the reload value in the IWDG\_RELV.REL[11:0] bits and prevents the watchdog from resetting the entire device.

If the "hardware watchdog timer" function is enabled through the selection byte, the watchdog will automatically start running after the system is powered on and will generate a system reset, unless the software reloads the counter before it reaches '0'.

#### 15.3.1 Register Access Protection

IWDG\_PREDIV and IWDG\_RELV register are write protected. To modify the value of those two register, user needs to write 0x5555 to IWDG\_KEY.KEYV[15:0] bits. Writing other value enables write protections again. IWDG\_STS.PVU indicates whether the pre-scaler value update is on going. IWDG\_STS.CRVU indicates whether the IWDG is updating the reload value. The hardware sets the IWDG\_STS.PVU bit and/or IWDG\_STS.CRVU bit when the pre-scaler value and/or reload value is updating. After the pre-scaler value and/or reload value update is complete, the hardware clears the IWDG\_STS.PVU bit and/or IWDG\_STS.CRVU bit.

The reload operation (IWDG\_KEY.KEYV[15:0] configured with value of 0xAAAA) will also cause the registers to become write protected again.



### 15.3.2 Debugging Mode

In debug mode (Cortex®-M4F core stops), IWDG counter will either continue to work normally or stop, depending on DBG CTRL.IWDG STOP bit in debug module. If this bit is set to '1', the counter stops. The counter works normally when the bit is '0'. See the Section Error! Reference source not found on debugging module for details.

#### 15.4 User Interface

IWDG module user interface contains 4 registers: Key Register (IWDG KEY), Pre-scale Register (IWDG PREDIV), Reload Register (IWDG RELV) and Status Register (IWDG STS).

### **15.4.1 Operate Process**

When IWDG is reset enabled by software (write 0xAAAA to IWDG KEY.KEYV[15:0] bits) or hardware (clear WDG SW bit), it starts counting down from 0xFFF. Down counting gap is determined by pre-scale LSI clock. Once the counter is reloaded, each new round will start from the value in IWDG RELV.REL[11:0] instead of 0xFFF.

When program is running normally, software needs to feed IWDG before counter reaches 0 and start a new round of down counting. When counter reaches 0, this indicates program malfunction. IWDG generates reset signal under this circumstance.

If user wants to configure IWDG pre-scaler and reload value register, it needs to write 0x5555 to IWDG KEY.KEYV[15:0] first, then confirm IWDG STS.CRVU bit and IWDG STS.PVU bit. IWDG STS.CRVU bit indicates reload value update is ongoing, IWDG STS.PVU indicates pre-scale divider ratio is updating. Only when those two bit are 0 then user can update corresponding value. When update is on-going, hardware sets corresponding bit to 1. At this time, reading IWDG PREDIV.PD[2:0] or IWDG RELV.REL[11:0] is invalid since data needs to be synchronized to LSI clock domain. The value read from IWDG PREDIV.PD[2:0] or IWDG RELV.REL[11:0] will be valid after hardware clears the IWDG STS.PVU bit or IWDG STS.CRVU bit.

If the application uses more than one reload value or pre-scaler value, it must wait until the IWDG STS.CRVU bit is reset before changing the reload value, the same as changing the pre-scaler value. However, after updating the prescale and/or the reload value, it is not necessary to wait until IWDG STS.CRVU bit or IWDG STS.PVU bit are reset before continuing code execution (even in case of low-power mode entry, the write operation is taken into account and will complete).

Pre-scale register and reload register controls the time that generates reset, as shown in Table 15-1.

Minimum (ms) Maximum (ms) Pre-scale factor PD[2:0] RL[11:0]=0 RL[11:0]=0xFFF /4 000 0.1 409.6 /8 001 0.2 819.2 /16 010 0.4 1638.4

Table 15-1 IWDG Counting Maximum and Minimum Reset Time

Email: sales@nsing.com.sg



/32	011	0.8	3276.8
/64	100	1.6	6553.6
/128	101	3.2	13107.2
/256	11x	6.4	26214.4

### 15.4.2 IWDG Configuration Flow

#### Software flow:

- Write 0x5555 to IWDG\_KEY.KEYV[15:0] bits to enable write access of IWDG\_PREDIV and IWDG\_RELV registers.
- 2. Check IWDG STS.PVU bit or IWDG STS.CRVU bit, if they are 0, continue next step.
- 3. Configure IWDG PREDIV.PD[2:0] bits to select pre-scale value.
- 4. Configure IWDG\_RELV.REL[11:0] bits reload value.
- 5. Writing 0xAAAA to IWDG KEY.KEYV[15:0] bits to upload counter with reload value.
- 6. Enable watchdog by software or hardware writing 0xCCCC to IWDG KEY.KEYV[15:0] bits.

If user wants change pre-scale and reload value, repeat step 1~5. If not, just feed the dog with step 5.

### 15.5 IWDG Registers

### 15.5.1 IWDG Register Overview

**Table 15-2 IWDG Register Overview** 


		T	Г	1	T	Τ			1	Т	1	Т			1			Π		Т	1			T	П	Т		Т	- 1	Т	- 1			Π	1	Т
Offset	Register	31	30	29	28	27	26	25	24	6	23	ì	21	07	19	18	17	1	15	?	14	13	12	Ξ	10	0	~	0	7		5	4	3	2	-	0
000	IWDG_KEY								D		1																KEY	V[	15:0]							
0x00	Reset value								Res	erv	/ea								0		0	0	0	0	0	0	0		0 0		0	0	0	0	0	0
0x04	IWDG_PREDIV															R	eserv	ed	l															P	D[2:	0]
	Reset value																																	0	0	0
	IWDG_RELV																												REI	_[1	1:0]					
0x08	Reset value							Reserved 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1										1	1	1	1															
0x0C	IWDG_STS		Reserved								CRVU	PVU																								
	Reset value														0	0																				



# 15.5.2 IWDG Key Register (IWDG\_KEY)

Address offset: 0x00

Reset value: 0x00000000




Bit Field	Name	Description	
31:16	Reserved	Reserved, the reset value must be maintained.	
15:0	KEYV[15:0]	Key value register: only certain value will serve particular function	
		0xCCCC: Start watch dog counter, does not have any effect if hardware watchdog is enable, (if	
		hardware watchdog is selected, it is not limited by this command word)	
		0xAAAA: Reload counter with REL value in IWDG_RELV register to prevent reset.	
		0x5555: Disable write protection of IWDG_PREDIV and IWDG_RELV register	

# 15.5.3 IWDG Pre-Scaler Register (IWDG\_PREDIV)

Address offset: 0x04

Reset value: 0x00000000



Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained.




Bit Field	Name	Description
2:0	PD[2:0]	Pre-frequency division factor
		Pre-scaler divider: with write access protection when IWDG_KEY.KEYV[15:0] is not 0x5555. The
		IWDG_STS.PVU bit must be 0 otherwise PD [2:0] value cannot be changed. Divide number is as
		follow:
		000: divider /4
		001: divider /8
		010: divider /16
		011: divider /32
		100: divider /64
		101: divider /128
		Other: divider /256
		Note: Reading this register will return the pre-divided value from the VDD voltage domain. If a write
		operation is in progress, the read-back value may be invalid. Therefore, the read value is valid only
		when the IWDG_STS.PVU bit is '0'.

### 15.5.4 IWDG Reload Register (IWDG\_RELV)

Address offset: 0x08

Reset value: 0x00000FFF



Bit Field Name Description 31:12 Reserved Reserved, the reset value must be maintained. 11:0 REL[11:0] Watchdog counter reload value. With write protection. Defines the reload value of the watchdog counter, which is loaded to the counter every time 0xAAAA is written to IWDG KEY.KEYV[15:0] bits. The counter then starts to count down from this value. The watchdog timeout period can be calculated from this reloading value and the clock pre-scaler value, refer to Table 15-1. This register can only be modified when the IWDG STS.CRVU bit is '0'. Note: Reading this register will return the reload value from the VDD voltage domain. If a write operation is in progress, the read-back value may be invalid. Therefore, the read value is valid only when the IWDG STS.CRVU bit is '0'.


### 15.5.5 IWDG Status Register (IWDG\_STS)

Address offset: 0x0C

Reset value: 0x00000000







Bit Field	Name	Description
31:2	Reserved	Reserved, the reset value must be maintained.
1	CRVU	Watchdog reload value update
		Reload Value Update: this bit indicates an update of reload value is ongoing. Set by hardware and
		clear by hardware. Software can only try to change IWDG_RELV.REL[11:0] value when
		IWDG_KEY.KEYV[15:0] bits' value is 0x5555 and this bit is 0.
0	PVU	Watchdog pre-scaler value update
		Pre-scaler Value Update: this bit indicates an update of pre-scaler value is ongoing. Set by hardware
		and clear by hardware. Software can only try to change IWDG_PREDIV.PD[2:0] value when
		IWDG_KEY.KEYV[15:0] bits' value is 0x5555 and this bit is 0.



### 16 Window Watchdog (WWDG)

#### 16.1 Introduction

The clock of the window watchdog (WWDG) is obtained by dividing the APB1 clock frequency by 4096, and whether the program operation is abnormal is detected through the configuration of the time window. Therefore, WWDG is suitable for precise timing, and is often used to monitor software failures caused by external disturbances or unforeseen logic conditions that cause an application to deviate from its normal operating sequence. A system reset occurs when the WWDG down counter is refreshed before reaching the window register value or after the WWDG CTRL.T6 bit becomes 0.

#### **16.2 Main Features**

- 7-bit independent running down counter programmable
- After WWDG is enabled, a reset occurs under the following conditions
  - The value of the decremented counter is less than 0x40.
  - When the decremented counter value is greater than the value of the window register, it is reloaded.
- Early wake-up interrupt: If the watchdog is started and the interrupt is enabled, wake-up interrupt (WWDG\_CFG.EWINT) will be generated when the count value reaches 0x40.

### **16.3 Function Description**

If the watchdog is activated (the WWDG\_CTRL.ACTB bit), when the 7-bit (WWDG\_CTRL.T[6:0]) down-counter reaches 0x3F(WWDG\_CTRL.T6 bit is cleared), or the software reloads the counter when the counter value is greater than the value of the window register, a system reset will be generated. In order to avoid system reset, the software must periodically refresh the counter value in the window during normal operation.




Figure 16-1 Watchdog Block Diagram

Set the WWDG\_CTRL.ACTB bit to enable the watchdog, and thereafter, the WWDG will remain on until reset occurs. The 7-bit down-counter runs independently, and the counter keeps counting down whether WWDG is enabled or not. Therefore, before enabling the watchdog, you need to set WWDG\_CTRL.T [6] bit to 1, preventing reset



immediately after enable. The pre-scaler value set by the clock APB1 and WWDG\_CFG.TIMERB[1:0] bits determine the decrement speed of the counter. WWDG CFG.W[6:0] bits set the upper limit of the window.

When the down-counter is refreshed before reaching the window register value or after WWDG\_CTRL.T6 bit becomes 0, a system reset will be generated. Figure 16-2 describes the operating process of the window register.

Set the WWDG\_CFG.EWINT bit to enable early wake-up interrupt. When the count-down counter reaches 0x40, an interrupt will be generated. You can analyze the cause of software failure or save important data in the corresponding interrupt service routine (ISR), and reload the counter to prevent WWDG from resetting. Write '0' to the WWDG STS.EWINTF bit to clear the interrupt.

### 16.4 Timing For Refresh Watchdog and Interrupt Generation




Figure 16-2 Refresh Window and Interrupt Timing Of WWDG

Watchdog refreshing window is between WWDG\_CFG.W[6:0] value (maximum value 0x7F) and 0x3F, refresh outside this window will generates reset request to MCU. Counter count down from 0x7F to 0x3F using scaled APB1



clock, the maximum counting time and minimum counting time is shown in Table 16-1 (assuming APB1 clock 16 MHz) with calculate equation:

$$T_{WWDG} = T_{PCLK1} \times 4096 \times 2^{TIMERB} \times (T[6:0] + 1)$$

In which:

T<sub>WWDG</sub>: WWDG timeout

TPCLK1: APB1 clock interval in ms

Minimum-maximum timeout value at PCLK1 = 16MHz

Table 16-1 Maximum and Minimum Counting Time Of WWDG

TIMERB	Minimum Counting (ms)	Maximum Counting (ms)
0	0.256	16.38
1	0.512	32.77
2	1.024	65.54
3	2.048	131.07

### 16.5 Debug Mode

In debug mode (Cortex®-M4F core stops), WWDG counter will either continue to work normally or stop, depending on DBG\_CTRL.WWDG\_STOP bit in debug module. If this bit is set to '1', the counter stops. The counter works normally when the bit is '0'. See the chapter 28.3.2 on debugging module for details.

#### 16.6 User Interface

#### 16.6.1 WWDG Configuration Flow

- 1) Configure RCC\_APB1PCLKEN.WWDGEN[11] bit to enable the clock of WWDG module;
- 2) Software setting WWDG\_CFG.TIMERB[8:7] bits to configure pre-scale factor for WWDG.
- 3) Software configure WWDG\_CTRL.T[6:0] bits, setting starting value of counter. Need to set WWDG CTRL.T[6] bit to 1, preventing reset right after enable.
- 4) Configure WWDG CFG.W[6:0] bits to configure upper boundary window value;
- 5) Setting WWDG CTRL.ACTB[7] bit to enable WWDG;
- 6) Software operates WWDG\_STS.EWINTF[0] bit to clear wake-up interrupt flag;
- 7) Configure WWDG CFG.EWINT[9] bit to enable early wake-up interrupt.



## 16.7 WWDG Registers


# 16.7.1 WWDG Register Overview

#### **Table 16-2 WWDG Register Overview**

Offset	Register	3 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6	8	7	9	4	3	2	-	0
000h	WWDG_CTRL	Reserved			ACTB			T[6:0]			
	Reset Value				0	1 1	1	1	1	1	1
004h	WWDG_CFG	Reserved	EWINT	TIME [1:0			,	W[6:0]	]		
	Reset Value		0	0	0	1 1	1	1	1	1	1
008h	WWDG_STS	Reserved				_					EWINTF
	Reset Value										0

### 16.7.2 WWDG Control Register (WWDG\_CTRL)

Address offset: 0x00 Reset value: 0x0000007F




Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7	ACTB	Activation bit
		When ACTB=1, the watchdog can generate a reset. This bit is set by software and only cleared by
		hardware after a reset. When ACTB = 1, the watchdog can generate a reset.
		0: Disable watchdog
		1: Enable watchdog
6:0	T[6:0]	These bits contain the value of the watchdog counter. It is decremented every (4096x2 <sup>TIMERB</sup> ) PCLK1
		cycles. A reset is produced when it rolls over from 0x40 to 0x3F (T6 becomes cleared).

# 16.7.3 WWDG Config Register (WWDG\_CFG)

Address offset: 0x04 Reset value : 0x0000007F






Bit Field	Name	Description
31:10	Reserved	Reserved, the reset value must be maintained.
9	EWINT	Early wake-up interrupt
		When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is only
		cleared by hardware after a reset.
8:7	TIMERB[1:0]	Timer base.
		The time base of the pre-scaler can be modified as follows:
		00: CK Counter Clock (PCLK1 div 4096) div 1
		01: CK Counter Clock (PCLK1 div 4096) div 2
		10: CK Counter Clock (PCLK1 div 4096) div 4
		11: CK Counter Clock (PCLK1 div 4096) div 8
6:0	W[6:0]	7-bit window value
		These bits contain the window value to be compared to the down counter.

# 16.7.4 WWDG Status Register (WWDG\_STS)

Address offset: 0x08 Reset value : 0x0000



Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained.
0	EWINTF	Early wake-up interrupt flag
		This bit is set by hardware when the counter has reached the value 0x40. It must be cleared by
		software by writing '0'. A write of '1' has no effect. This bit is also set if the interrupt is not enabled.



### 17 Analog To Digital Conversion (ADC)

#### 17.1 Introduction

The 12-bit ADC is a high-speed analog-to-digital converter using successive approximation. It has multiple channels, 19 channels, measuring 16 external and 3 internal signal sources. The A/D conversion of each channel has four execution modes: single, continuous, scan or discontinuous. ADC measurements are stored (left-aligned/ right-aligned) in 16-bit data registers. The application can detect that the input voltage is within user-defined high/low thresholds by analog watchdog and the maximum frequency of the input clock to the ADC is 64MHz.

#### 17.2 Main Features

- Supports 1 ADC, supports single-ended and differential inputs, and can measure up to 16 external and 3 internal sources
- Support 12-bit, 10-bit, 8-bit, 6-bit resolution configurable.
  - The maximum sampling rate is 4.57MSPS under 12bit resolution.
  - The maximum sampling rate is 5.33MSPS under 10bit resolution.
  - The highest sampling rate is 6.4MSPS under 8bit resolution.
  - The highest sampling rate is 8MSPS under 6bit resolution.

Note: The highest sampling rate is measured under Fast Channel.

- ADC clock source is divided into working clock source, sampling clock source and timing clock source
  - Only AHB CLK can be configured as the working clock source.
  - PLL can be configured as a sampling clock source, up to 64MHz, support frequency division 1,2,4,6,8,10,12,16,32,64,128,256
  - The AHB\_CLK can be configured as the sampling clock source, up to 64MHz, and supports frequency division 1,2,4,6,8,10,12,16,32
  - The timing clock is used for internal timing functions and the frequency must be configured to 1MHz
- Support trigger sampling, Including EXTI/TIMER.
- Programmable channel sampling interval
- Support scanning mode
- Support single conversion mode
- Support continuous conversion mode
- Support discontinuous mode
- Support self-calibration
- Support DMA



- Interrupt generation
  - At the end of conversion
  - At the end of injection conversion
  - Analog watchdog event
- Data alignment with embedded data consistency
- Both regular conversions and injection conversions have external triggering options
- ADC power requirements: 1.8V to 3.6V
- ADC input voltage range:  $V_{REF}$   $\leq V_{IN} \leq V_{REF}$ +
- Internal channel supports TempSensor, V<sub>REFINT</sub> (internal 1.2V BG), V<sub>REFBUFF</sub> (2.048V)
- Supports internal reference voltage (2.048V), please refer to the data sheet for specific parameters

### 17.3 Function Description

Figure 17-1 is a functional block diagram of an ADC.






Figure 17-1 Block Diagram of A Single ADC

**Table 17-1 ADC Pins** 

Name	Types	Description
17	Innut analog navyanayaniy	Equivalent to $V_{DD}$ analog power supply and: $1.8V \le V_{DDA} \le$
$V_{ m DDA}$	Input, analog power supply	V <sub>DD</sub> (3.6V)
$V_{SSA}$	Input, analog power supply ground	Equivalent to Vss Analog power supply ground
$V_{REF^+}$	Input, analog reference positive	Positive reference voltage used by ADC, $1.8V \le V_{REF^+} \le V_{DDA}$
V <sub>REF</sub> -	Input, analog reference negative	Negative reference voltage used by the ADC, $V_{REF-} = V_{SSA}$
ADCx_IN[16:1]	Analog input signal	16 analog external input channels

Note:  $V_{DDA}$  and  $V_{SSA}$ should be separately connected to  $V_{DD}$  and  $V_{SS}$ .

#### **17.3.1 ADC Clock**

An ADC requires three clocks, HCLK, ADC CLK and ADC 1MCLK.

- HCLK is used for the register access.
- ADC\_CLK is the working clock of ADC. ADC\_CLK has two sources (divided from HCLK or divided from



- PLL). The HCLK divided clock and system clock are synchronous clock, while the PLL divided clock and system clock are asynchronous clock. The advantage of using a synchronous clock is that there is no uncertainty when triggering the ADC to respond to the trigger. The advantage of using PLL's divider clock is that the ADC's working clock can be handled independently without affecting other modules attached to the HCLK
- ADC\_1MCLK is used for internal timing function, configured in RCC, the frequency must be configured to 1MHz

#### Notes:

1. When configuring PLL as a clock source, the maximum frequency can reach 64 MHz, supporting division factors of 1,2,4,6,8,10,12,16,32,

64,128,256

- 2. The AHB\_CLK frequency division can be configured as a working clock up to 64MHz. The AHB\_CLK frequency division can be 1,2,4,6,8,10,12,16,32
- 3. When switching the ADC 1M clock source, you need to ensure that the HSI clock is turned on





Figure 17-2 ADC Clock

#### 17.3.2 ADC Switch Control

You can proceed to the next step only after the power-up process is complete. You can check if the power-up is complete by polling the ADC CTRL3.RDY bit.

You can set the ADC\_CTRL2.ON bit to turn on the ADC. When the ADC\_CTRL2.ON bit is set for the first time, it wakes up the ADC from the power-off state. After a power-on delay of ADC (t<sub>STAB</sub>), and the conversion begins when the ADC\_CTRL2.ON bit is set again.





The conversion can be stopped by clearing the ADC CTRL2. ONbit and placing the ADC in power-off mode. In this mode, the ADC consumes almost no power consumption (just a few µA). Power-down can be checked by polling the ADC CTRL3.PDRDY bit.

When the ADC is disabled, the default mode is power-down. In this mode, as long as the power is on, there is no need to re-calibrate, and the calibration value is automatically maintained in the ADC. To further reduce power consumption, the ADC has a deep sleep mode. When ADC disable, it will enter deep sleep mode, the calibration value inside the ADC is lost and needs to be recalibrated. Deep sleep saves about 0.2μA of power consumption.

Note: Register ADC CTRL3.DPWMOD which controls ADC deep sleep mode.

#### 17.3.3 Channel Selection

Each channel can be configured as a regular sequence and an injection sequence.

The injection sequence consists of multiple conversions, up to a maximum of 4. The ADC JSEQ register specifies the injection channel and the conversion sequence of the injection channel. The ADC JSEQ.JLEN[1:0] bits specified injection sequence length.


The regular sequence consists of multiple conversions, up to a maximum of 16. The ADC RSEQx registers specify the regular channels and the conversion sequence of the regular channels. The ADC RSEQ1.LEN[3:0] bits specified regular channel sequence length.

Note: During conversion, changes to the ADC RSEQx or ADC JSEQ registers are prohibited; the ADC RSEQx or ADC JSEQ registers can only be changed when the ADC is idle.

Email: sales@nsing.com.sg



Figure 17-3 ADC Channels and Pin Connections



**NSING** 

17.3.4 Internal Channel

• The temperature sensor is connected to channel ADC\_IN17.

V<sub>REFBUFF</sub> is connected to ADC\_IN18.

• V<sub>REFINT</sub> is connected to channel ADC IN0.

• V<sub>OP1OUT</sub> output is connected to channel ADC IN3.

• V<sub>OP2OUT</sub> output is connected to channel ADC\_IN7.

Internal channels can be converted by injection or regular channels.

*Note:* For the use of  $V_{REFBUFF}$ , please contact Nsing to obtain relevant information.

17.3.5 Single Conversion Mode

The ADC can enter the single conversion mode by configuring ADC\_CTRL2.CTU to 0. In this mode, external triggering(for regular channels or injected channels) or setting ADC\_CTRL2.ON=1(for regular channels only) can start the ADC to start conversion, and the ADC only performs one conversion.

After the conversion starts, when an injected channel conversion is completed, the injected channel conversion end flag(ADC\_STS.JENDC) will be set to 1. If the injected channel conversion end interrupt enable (ADC\_CTRL1.JENDCIEN) bit is set to 1, an interrupt will be generated at this time, and the converted data will be stored in the ADC\_JDATx register.

After the conversion starts, when a regular channel conversion is completed, the regular channel conversion end flag(ADC\_STS.ENDC) will be set to 1. If the regular channel conversion end interrupt enable (ADC\_CTRL1.ENDCIEN) bit is set to 1, an interrupt will be generated at this time, and the converted data will be stored in the ADC\_DAT\_register.

After single conversion, the ADC stops.

17.3.6 Continuous Conversion Mode

The ADC can enter the continuous conversion mode by configuring ADC\_CTRL2.CTU to 1. In this mode, external triggering or setting ADC\_CTRL2.ON to 1 can start the ADC to start conversion, and the ADC will continuously convert the selected channel. Continuous mode is only valid for regular channels, not for injected channels.

After the conversion starts, when a regular channel conversion is completed, the regular channel end of conversion flag bit (ADC\_STS.ENDC) will be set to 1. If the regular channel conversion end interrupt enable bit (ADC\_CTRL1.ENDCIEN) is set to 1 at this time, an interrupt will be generated. The converted data will be stored in the ADC\_DAT register.

17.3.7 Timing Diagram

When ADC\_CTRL2.ON is set to 1 for the first time, the ADC is powered on. After the ADC is powered on, the ADC needs a certain time(t<sub>STAB</sub>) to ensure its stability. After the ADC is stable, write 1 to ADC\_CTRL2.ON again, the ADC starts to convert, and the conversion end flag will be set to 1 after the conversion is completed.




Figure 17-4 Timing Diagram

### 17.3.8 Analog Watchdog

The analog watchdog can be enabled on the regular channel by setting ADC\_CTRL1.AWDGERCH to 1, or the analog watchdog on the injection channel can be enabled by setting ADC\_CTRL1.AWDGEJCH to 1. The high threshold of the analog watchdog can be set by configuring ADC\_WDGHIGH.HTH, and the low threshold of the analog watchdog can be set by configuring ADC\_WDGLOW.LTH. The threshold of the analog watchdog has nothing to do with the way of data alignment, because the comparison of the ADC's conversion value with the threshold is done before the alignment. When the value of ADC analog conversion is higher than the high threshold of the analog watchdog or lower than the low threshold of the analog watchdog, the analog watchdog flag (ADC\_STS.AWDG) will be set to 1, if ADC\_CTRL1.AWDGIEN has been configured to 1, an interrupt will be generated at this time. The analog watchdog can be controlled for one or more channels by configuring ADC\_CTRL1.AWDGSGLEN and ADC\_CTRL1.AWDGCH[4:0].

ADC\_CTRL1 register control bit Channel AWDGSGLEN AWDGERCH AWDGSGLEN There is none Any value 0 0 All injection channels 0 0 1 0 All regular channels 0 1 1 All injection and regular channels A single<sup>(1)</sup>Injection channel 1 0 1 A single(1)Regulars of the channel 0

**Table 17-2 Analog Watchdog Channel Selection** 



Channel	AD	C_CTRL1 register control	bit
Channel	AWDGSGLEN	AWDGERCH	AWDGSGLEN
A single <sup>(1)</sup> Injection or regular channels	1	1	1

#### **17.3.9 Scan Mode**

By configuring ADC\_CTRL1.SCAMD to 1, the scan conversion mode can be turned on, and by configuring the four registers ADC\_RSEQ1, ADC\_RSEQ2, ADC\_RSEQ3, ADC\_JSEQ, the conversion sequence can be selected, and the ADC will scan and convert all the regular or injected channels. After the conversion is started, the channels will be converted one by one. If ADC\_CTRL2.CTU is 1 at this time, the conversion will be restarted from the first channel of the conversion sequence after the conversion of all regular channels is completed. Injected channel does not support continuous mode. The DMA function can be turned on by setting ADC\_CTRL2.ENDMA to 1, and the DMA will transfer the data to the SRAM after the regular channel conversion is completed.

#### 17.3.10 Injection Channel Management

#### 17.3.10.1 Automatic injection

If ADC\_CTRL1.AUTOJC bit is set, then the injected channels are automatically converted following the regular channels mentioned by ADC\_RSEQx and ADC\_JSEQx. A single trigger can conver up to 16+ 4 channels. Setting ADC\_CTRL2.CTU the conversion sequence will be converted continuously.

When this function is turned on, the external trigger of the injection channel needs to be turned off.

This function cannot be used with the discontinuous mode at the same time.

When the ADC clock prescale factor is 2, there is a delay of two ADC clock intervals when the conversion sequence changes from regular to injection or injection to regular. When the ADC clock prescale factor is 4 to 8, there is a delay of one ADC clock intervals when the conversion sequence changes from regular to injection or injection to regular.

#### 17.3.10.2 Triggered injection

Set ADC\_CTRL1.AUTOJC to 0 and ADC\_CTRL1.SCAMD to 1 to enable the trigger injection function. In this function, the regular channel of continuous conversion is triggered by setting ADC\_CTRL2.ON or by external trigger. When the regular channel is converted, if an external injection trigger is generated, the current conversion will be suspended, and the injectedsequence channel will start conversion. When the injectedsequence channel conversion is completed, the interrupted conversion of regular sequence channel will be resumed. If a regular event is generated during the injection conversion, the regular sequence channel will start conversion after the injectedsequence channel conversion is completed.

When using this feature, the time interval between the injectedchannel triggers needs to be greater than the time required for the injectedsequence to complete the conversion.






Figure 17-5 Injection Conversion Delay

Note: For the maximum delay value, please refer to the electrical characteristics section in the data manual.

#### 17.3.11 Discontinuous Mode

#### 17.3.11.1 Regular channels

Configure ADC\_CTRL1.DREGCH to 1 to enable the discontinuous mode on the regular channel, obtain the regular sequence by configuring ADC\_RSEQ1, ADC\_RSEQ2, ADC\_RSEQ3, and configure ADC\_CTRL1.DCTU[2:0] to control the conversion of n channels each time a trigger signal is generated.

When the trigger signal is generated, it will convert n channels of the regular sequence and then stop, until the next trigger signal is generated. Next trigger will continue to convert n channels from the point where the previous conversion stopped, until all channels of the regular sequence are converted (If the last trigger occurs and the remaining channels in the conversion sequence are less than n, only the remaining channels will be converted and the conversion will be stopped), and the end of conversion flag bit will also be set to 1. When the conversion of all channels in the conversion sequence is completed, and the next trigger signal occurs, the conversion starts from the first channel of the regular sequence again.

#### 17.3.11.2 Injected channels

Configure ADC\_CTRL1.DJCH to 1 to enable the discontinuous mode on the injection channel, obtain the injection sequence by configuring ADC\_JSEQ.

When the trigger signal is generated, it will convert 1 channel of the injection sequence and then stopuntil the next trigger signal is generated. Next trigger will continue to convert 1 channel from the point where the previous conversion stopped until all channels of the injection sequence are converted, and the end of conversion flag bit will also be set to 1. When the conversion of all channels in the conversion sequence is completed, and the next trigger signal occurs ,the conversion starts from the first channel of the injection sequence again.



Only one of injection conversion and regular conversion can be set to discontinuous mode at the same time, and the automatic injection function and discontinuous mode cannot be set at the same time.

#### 17.4 Calibration

To reduce errors, the ADC will have a built-in self-calibration mechanism. Before the A/D conversion, this self-calibration mechanism is used to calculate a calibration factor on each capacitor. Errors due to changes in the internal capacitor bank during conversion are eliminated by this calibration factor. The application program sets the ADC\_CTRL2.ENCAL bit to 1 to start self-calibration. During the calibration, the ADC\_CTRL2.ENCAL bit remains 1. After the calibration, the ADC\_CTRL2.ENCAL bit is cleared by hardware, and then the A/D conversion starts. After the calibration phase, the calibration code is stored in ADC\_DAT.

#### Notes:

- 1. It is recommended to perform a calibration after each power-on. If the ADC has been converted and is in continuous conversion mode, the calibration operation cannot be completed..
- 2. The default is single-end calibration, and for differential automatic calibration, you must set ADC\_CTRL3.CALDIF to 1. Then write 1 to ADC\_CTRL2.ENCAL bit and wait for calibration complete (ADC\_CTRL2.ENCAL bit will clear 0 automatically after calibration).
- 3. After waking up from low power mode, the ADC module needs to be reset to reconfigure the calibration function.




Figure 17-6 Calibration Sequence Diagram

### 17.5 Data Aligned

There are two alignment methods for data storage after conversion: left-aligned and right-aligned. The alignment can be set by the ADC\_CTRL2.ALIG bit. ADC\_CTRL2.ALIG = 0 is right-aligned, as shown in Table 17-3, ADC\_CTRL2.ALIG = 1 is left-aligned, as shown in Table 17-4.

For injected sequence, the SYM bit is the extended sign value, and the data stored in the register is the conversion result minus the user-defined offset in the ADC\_JOFFSETx register, so the result can be a negative value; for regular sequence, there is no need to subtract offset value.



#### Table 17-3 Right-align Data

The Injection sequence

(12bit resolution)

SYM	SYM	SYM	SYM	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

The regular sequence

(12bit resolution)

-																
	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Table 17-4 Left-aligne Data

Injection sequence

(12bit resolution)

SYM	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0
-----	-----	-----	----	----	----	----	----	----	----	----	----	----	---	---	---

The regular sequence

(12bit resolution)

_																
D	11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0

Note: When the conversion digits are 10, 8, and 6, refer to the alignment with 12 conversion digits

### 17.6 Programmable Channel Sampling Time

Specify the number of sampling cycles of ADC in ADC\_SAMPTx.SAMPx[2:0], and then the ADC samples the input voltage in the specified sampling cycle. For different channels, you can select different sampling time. The total conversion time is calculated as follows:

 $T_{CONV}$  = Sampling time + 12.5 cycles

Example:

ADCCLK=64MHz, the sampling time is 1. 5 cycles.

$$T_{CONV} = 1.5 + 12.5 = 14 \text{ cycle} = 0.2188 \mu \text{s}$$

### 17.7 Externally Triggered Conversion

For the regular sequence, software sets the ADC\_CTRL2.EXTRTRIG bit to 1, then the regular channel can use the rising edge of the external event to trigger the start conversion, and then the software sets the ADC\_CTRL2.EXTRSEL[2:0] bits to select the external trigger source of the regular sequence. The external trigger source selection is shown in the table below. If you select EXTI line 0~15 or TIM8\_TRGO as the external trigger source, you can set the AFIO\_RMP\_CFG.ADC\_ETRR and AFIO\_RMP\_CFG.EXTI\_ETRR[3:0] bits to implement; if you select SWSTRRCH as the external trigger source, you can start the regular channel conversion by setting ADC\_CTRL2.SWSTRRCH to 1.



Table 17-5 ADC Is Used for External Triggering of Regular Channels

EXTRSEL[2:0]	Trigger source	Туре
000	TIM1_CC1 event	
001	TIM1_CC2 event	
010	TIM1_CC3 event	Internal sinual form the conclusion times
011	TIM2_CC2 event	Internal signal from the on-chip timer
100	TIM3_TRGO event	
101	TIM4_CC4 event	
110	EXTI line 0~15/TIM8_TRGO event	External pin/internal signal from on-chip timer
111	SWSTRRCH	Software control bit

For the injected sequence, the software sets the ADC\_CTRL2.EXTJTRIG bit to 1, then the injected channel can use the rising edge of the external event to trigger the conversion, and the software sets the ADC\_CTRL2.EXTJSEL[2:0] bits to select the external trigger source of the injected sequence. The external trigger source selection is shown in the table below. If you select EXTI line 0~15 or TIM8\_CC4 as the external trigger source, you can set the AFIO\_RMP\_CFG.ADC\_ETRI and AFIO\_RMP\_CFG.EXTI\_ETRI[3:0] bits to implement; if you select SWSTRJCH as the external trigger source, you can start the injected channel conversion by setting ADC CTRL2.SWSTRJCH to 1.

Table 17-6 ADC Is Used for External Triggering of Injection Channels

EXTJSEL[2:0]	Trigger source	Туре
000	TIM1_TRGO event	
001	TIM1_CC4 event	
010	TIM2_TRGO event	
011	TIM2_CC1 event	Internal signal from the on-chip timer
100	TIM3_CC4 event	
101	TIM4_TRGO event	
110	EXTI line 0~15/TIM8_CC4 event	External pin/internal signal from on-chip timer
111	SWSTRJCH	Software control bit

Note: Injection triggers can interrupt conversion of the regular sequence.

### 17.8 DMA Requests

In order to avoid the loss of the regular channel conversion result saved in the ADC\_DAT register due to excessive data when multiple regular channels are converted, the ADC\_CTRL2.ENDMA bit can be set to 1 to use DMA. When the ADC regular channel conversion ends, a DMA request is generated. After the DMA receives the request, it will transfer the converted data from the ADC\_DAT register to the destination address specified by the user.

## 17.9 Temperature Sensor

Set the ADC\_CTRL2.TEMPEN bit to 1, enable the temperature sensor and VREFINT, and use the temperature sensor to detect the ambient temperature when the device is operating. The output voltage sampled by the temperature sensor is converted into a digital value by the ADC IN17 channel. When the temperature sensor is working, the ideal



sampling time is 17.1us; when the temperature sensor is not working, the ADC\_CTR2.TEMPEN bit can be cleared by software to reduce power consumption. Figure 17-7 is a block diagram of a temperature sensor.

The output voltage of the temperature sensor changes linearly with temperature. Different chips will have different offsets in the temperature curve due to different production processes. Through testing, it is found that the maximum offset is 3°C. This characteristic makes the internal temperature sensor more suitable for detecting temperature changes. Not suitable for measuring absolute temperature. When accurate temperature measurement is required, an external temperature sensor should be used.




Figure 17-7 Temperature Sensor and VREFINT Diagram of The Channel

### 17.9.1 Temperature Sensor Using Flow

- 1) Configure the channel (ADC IN17) and sampling time of the channel to be 17.1 us
- 2) Set ADC CTRL2.TEMPEN bit to 1 to enable temperature sensor and VREFINT
- 3) Set ADC CTRL2.ON bit to 1 to start ADC conversion (or through external trigger)
- 4) Read the temperature data in the ADC data register, and calculate the temperature value by the following formula:

Temperature (°C) =  $\{(V_{30} - V_{SENSE}) / Avg Slope\} + 30 - T_{offset}$ 

In which:

 $V_{30} = V_{SENSE}$  at 30 degrees celsius

Avg Slope = temperature and Average slope of a  $V_{SENSE}$  curve (mV/°C or  $\mu$ V/°C)



 $T_{\text{offset}}$  = empirical value for temperature error compensation (°C)

Refer to the values of V<sub>30</sub> and Avg Slope in the electrical characteristics chapter of the datasheet.

Note: There is a setting time before the sensor wakes up from the power-off mode to the correct output of VSENSE; there is also a setting time after the ADC is powered on, so in order to shorten the delay, the ADC\_CTRL2.TEMPEN and ADC\_CTRL2.ON bits should be set at the same time.

### 17.10 ADC Interrupt

ADC interrupts can be from an end of regular or injected sequence conversion, an analog watchdog event when input voltage exceeds the threshold, any end of regular or injected channel conversion. These interrupts have independent interrupt enable bits.

There are 2 status flags in the ADC\_STS register: injected sequence channel conversion started (JSTR) and regular sequence channel conversion started (STR). But there are no interrupts associated with these two flags in the ADC.

Interrupt event **Event flags Enable control bit ENDC ENDCIEN** Regular or injection sequence conversion is complete **JENDC JENDCIEN** Injection sequence conversion is complete Analog watchdog status bit is set **AWDG AWDGIEN** Any regular channel interruption is enabled **ENDCA ENDCAIEN JENDCA JENDCAIEN** Any injection channel interruption is enabled

Table 17-7 ADC Interrupt

### 17.11 ADC Registers

#### 17.11.1 ADC Register Overview

#### Offset Register ENDCA JENDC ENDC STR JSTR ADC\_STS 000h Reserved 0 Reset Value 0 0 0 0 AWDGSGLEN AWDGERCH AWDGEJCH AWDGIEN JENDCIEN AUTOJC SCANMD ENDIEN DREGCH DJCH DCTU[2:0] AWDGCH[4:0] ADC\_CTRL1 004h Reserved 0 Reset Value 0 0 EXTRSEL[2:0] EXTJSEL[2:0] SWSTRRCH SWSTRJCH EXTRIRIG EXTJTRIG TEMPEN ALIG Reserved Reserved CTU ON ADC CTRL2 008h Reserved Reset Value 0 0 0 0 0 0 0 0 SAMP14[2:0] SAMP10[2:0] SAMP16[2:0] ADC\_SAMPT1 00Ch Reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset Value 0 0 SAMP0[2:0] SAMP4[2:0 SAMP2[2: 010h ADC\_SAMPT2


**Table 17-8 ADC Register Overview** 



Offset	Register	31	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	7	<u>+</u>	13	12	Ξ	10	6	∞	7	9	ν.	, ,	4	3	7		0
	Reset Value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	)	0	0	0	0	0	0	0	0	0	-	0	0	0	0	0
014h	ADC_JOFFSET1	Reserved										OFFSETJCH1[11:0]																						
	Reset Value											0 0 0 0 0 0								0	0 0 0 0 0 0													
018h	ADC_JOFFSET2	Reserved									OFFSETJCH2[11:0]						:0]																	
	Reset Value										0	0	0	0	0	0	0		0	0	0	0	0											
01Ch	ADC_JOFFSET3									D <sub>o</sub>	convod															OFF	SET	JCH.	3[11	:0]				
oren	Reset Value	Reserved										0	0	0	0	0	0	0		0	0	0	0	0										
020h	ADC_JOFFSET4	Reserved OFFSETJCH4									4[11	11:0]																						
	Reset Value																					0 0 0 0 0 0 0 0 0 0 0										0	0	
024h	ADC_WDGHIGH									Res	served																HTF	H[11:	[0]					
	Reset Value																					0 0 0 0 0 0 0 0 0 0 0 0												
028h	ADC_WDGLOW									Res	served											LTH[11:0]												
	Reset Value								_									1				0 0 0 0 0 0 0									0 0 0 0 0			
02Ch	ADC_RSEQ1			Res	erve	d					N[3:0]				Q16						15[4	-				EQ14[	_					13[4:		
	Reset Value							1	0	0	0	0	0	0	0	0	0	(	)	0	0	0	0	0	0	0	0	0	-	0	0	0	0	0
030h	ADC_RSEQ2	SEQ12[4:0]						SE	EQ11	[4:0]			SE	Q10	4:0]				SEC	Q9[4:	0]			Sl	EQ8[4	4:0]				SEC	)7[4:0	)]		
	Reset Value	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	)	0	0	0	0	0	0	0	0	0		0	0	0	0	0
034h	ADC_RSEQ3	SEQ6[4:0]						SEQ5[4:0] SE						Q4[-	4:0]	SEQ3[					0]			SEQ2[4:0			:0]			SEQ1[4:0]				
	Reset Value	Re	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	)	0	0	0	0	0	0	0	0	0	-	0	0	0	0	0
038h	ADC_JSEQ				Re	served					II ENII-01	JSEQ4[4:0]								JSE	Q3[4:	::0] JS:				SEQ2[4:0]				JSEQ1[4:0]				
	Reset Value										0	0	0	0	0	0	0	(	)	0	0	0 0 0 0 0 0 0 0 0 0 0 0								0	0			
03Ch	ADC_JDAT1							Res	ervec	i							_	_			- 1	JDAT1[15:0]												
	Reset Value																0	(	)	0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												
040h	ADC_JDAT2  Reset Value							Res	ervec	i							0	(		0	0	JDAT2[15:0]									0			
	ADC_JDAT3																0	,	,	U	U	JDAT3[15:0]										-		
044h	Reset Value		Reserved 0 0 0 0										0											0										
	ADC JDAT4																ľ			0	v	JDAT4[15								0	0	0	U	_
048h	Reset Value							Res	ervec	ł							0	(	) T	0	0	0	0	0		_	_	0		0	0	0	0	0
	ADC DAT												-				-	[15:0			- 1	- 1				٦								
04Ch	Reset Value		Reserved 0 0 0								0	0	0	0	0	0	0	0	0		0	0	0	0	0									
050h	ADC_DIFSEL					Re	serv	ed																							Reserved			
	Reset Value													0	0	0	0	(	)	0	0	0	0	0	0	0	0	0		0	0	0	0	Re
054h	ADC_CALFACT		Reserved CALFACTD[6:0]								Reserved					ed				L		_	_	CTS										
	Reset Value									0	0	0	0	0	0	0					- 1						0	0	-	0	0	0	0	0
058h	ADC_CTRL3	VABTMEN DPWMOD JENDCAIEN ENDCAIEN BPCAL PDRDY RDY CKMOD CALALD CALALD								RES[1:0]																								
	Reset Value																					0	0	0	0	0	0	0			0			0
05Ch	ADC_SAMPT3	Reserved Reserved																																
	Reset Value																														0	0	0	0

# 17.11.2 ADC Status Register (ADC\_STS)

Address offset: 0x00






Bit Field	Name	Description
31:15	Reserved	Reserved, the reset value must be maintained
6	JENDCA	Any injected channel end of conversion flag
		This bit is set by hardware at the end of any injection channel conversion and cleared by
		software.
		0: Conversion is not complete;
		1: Conversion is complete.
5	ENDCA	Any channel end of conversion flag
		This bit is set by hardware at the end of any channel (regular or injection) conversion and
		cleared by software.
		0: Conversion is not complete;
		1: Conversion is complete.
4	STR	Regular channel start flag
		This bit is set by hardware at the start of regular channel conversion and cleared by software.
		0: Regular channel conversion has not started.
		1: Regular channel conversion has started.
3	JSTR	Injected channel start flag
		This bit is set by hardware at the start of the injection channel conversion and cleared by
		software.
		0: Injection sequence channel conversion has not started.
		1: Injection sequence channel conversion has started.
2	JENDC	Injected channel end of conversion
		This bit is set by hardware at the end of all injection sequence channel conversions and
		cleared by software
		0: Conversion is not complete.
		1: Conversion is complete.
1	ENDC	Conversion sequence channel end of conversion
		This bit is set by hardware at the end of all regular( or injection) sequence channel conversion
		and cleared by software
		0: Conversion is not complete.
		1: Conversion is complete.
0	AWDG	Analog watchdog flag
		This bit is set by hardware and cleared by software when converted voltage values are outside
		the range defined by the ADC_LTR and ADC_HTR registers
		0: Analog watchdog event not occurs;
		1: Analog watchdog event occurs.

# 17.11.3 ADC Control Register 1 (ADC\_CTRL1)

Address offset: 0x04





Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained
23	AWDGERCH	Analog watchdog enable on regular channels
		This bit is set and cleared by the software.
		0: Disables analog watchdog on regular channel.
		1: Use analog watchdog on regular channels.
22	AWDGEJCH	Analog watchdog enable on injected channels
		This bit is set and cleared by the software.
		0: Disables analog watchdog on injection channel.
		1: Use analog watchdog on the injection channel.
21:16	Reserved	Reserved, the reset value must be maintained
15:13	DCTU[2:0]	Discontinuous mode channel count
		The software uses these bits to define the number of channels for converting regulars after
		receiving an external trigger in discontinuous mode
		000: 1 channel
		001: 2 channels
		111: 8 channels
12	DJCH	Discontinuous mode on injected channels
		This bit is set and cleared by the software. It is used to turn on or off discontinuous mode on injected
		channels.
		0: Disable discontinuous mode on injection sequence channel
		1: Enable discontinuous mode on injection sequence channel
11	DREGCH	Discontinuous mode is on regular channels.
		This bit is set and cleared by the software. It is used to turn on or off discontinuous mode on regular
		channels.
		0: Disable discontinuous mode on regular sequence channel
		1: Enable discontinuous mode on regular sequence channel
10	AUTOJC	Automatic injected sequence conversion
		This bit is set and cleared by the software to enable or disable automatic injection sequence
		channel conversion after regular sequence channel conversion is complete
		0: Disable automatic injection channel conversion.
		1: Enable automatic injection channel conversion.
9	AWDGSGLEN	Enable the watchdog on a single channel in scan mode
		This bit is set and cleared by software to enable or disable analog watchdog functions on
		channels specified by ADC_CTRL1.AWDGCH[4:0]




Bit Field	Name	Description
		0: Use watchdog on all channels.
		1: Use watchdog on single channel.
8	SCANMD	Scan mode
		This bit is set and cleared by the software to enable or disable scan mode. In scan mode, the
		conversion is made by ADC_RSEQx or the selected channel of the ADC_JSEQ register.
		0: Disable scan mode.
		1: Enable scan mode.
		Note: If the ADC_CTRL1.ENDCIEN or ADC_CTRL1.JENDCIEN bits are set separately,
		ADC_STS.ENDC or ADC_STS.JENDC interrupts occur only after the last channel has been
		converted.
7	JENDCIEN	Interrupt enable for injected channels
		This bit is set and cleared by the software to disallow or allow interrupts after all injection
		channel conversions have finished.
		0: Disable JENDC interruption.
		1: Enable JENDC interruption.
6	AWDGIEN	Analog watchdog interrupt enable
		This bit is set and cleared by software to disallow or allow interrupt generated by analog
		watchdog. In scan mode, if the watchdog detects an out-of-range value, the scan is aborted
		only when that bit is set.
		0: Disable analog watchdog interruption.
		1: Enable analog watchdog interruption.
5	ENDCIEN	Interrupt enable for any channels
		This bit is set and cleared by the software to disallow or allow interrupts to occur after the
		regular or injected channel conversion ends.
		0: Disable ENDC interruption.
		1: Enable ENDC interruption.
4:0	AWDGCH[4:0]	Analog watchdog channel select bits
		These bits are set and cleared by software to select input channels that analog watchdog
		protection.
		00000: ADC analog input channel 0
		00001: ADC analog input channel 1
		01111: ADC analog input channel 15
		10000: ADC analog input channel 16
		10001: ADC analog input channel 17
		10010: ADC analog input channel 18
		Reserved all other values.

# 17.11.4 ADC Control Register 2 (ADC\_CTRL2)

Address offset: 0x08





rw	rw	rw rw rw rw
Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained
23	TEMPEN	Temperature sensor and V <sub>REFINT</sub> Enable
		This bit is set and cleared by the software to enable or disable the temperature sensor and
		V <sub>REFINT</sub> Channel.
		0: Disables the temperature sensor and V <sub>REFINT</sub> .
		1: Enable the temperature sensor and $V_{\text{REFINT}}$ .
22	SWSTRRCH	Start conversion of regular channels
		This bit is set by the software to start the conversion and cleared by the hardware as soon as the
		conversion begins. If SWSTRRCH is selected as the trigger event in the
		ADC_CTRL2.EXTRSEL[2:0] bit, which is used to initiate the conversion of a set of regular
		channels
		0: Reset state.
		1: Starts converting the regular channel.
21	SWSTRJCH	Start conversion of injected channels
		This bit is set by the software to initiate the conversion and can be cleared by the software or by
		the hardware as soon as the conversion begins. If SWSTRJCH is selected as the trigger event in
		the ADC_CTRL2.EXTJSEL[2:0] bit, which is used to initiate a conversion of a set of injected
		channels
		0: Reset state.
		1: Starts converting the injection channel.
20	EXTRTRIG	External trigger conversion mode for regular channels
		This bit is set and cleared by software to enable or disable external triggering events that can
		start regular sequence conversion.
		0: Start conversion without external events.
		1: Use an external event to start the conversion.
19:17	EXTRSEL[2:0]	External event select for regular sequence
		These bits select external events to start the regular sequence conversion
		The triggering configuration of ADC is as follows
		000: indicates the CC1 event of timer 1 100: indicates the TRGO event of timer 3
		001: indicates the CC2 event of timer 1 101: indicates the CC4 event of timer 4
		010: indicates the CC3 event of timer 1 110: EXTI line 0~15/TIM8_TRGO event
		011: indicates the CC2 event of timer 2 111: SWSTRRCH
16	Reserved	Reserved, the reset value must be maintained
15	EXTJTRIG	External trigger conversion mode for injected channels
		This bit is set and cleared by software to enable or disable external triggering events that can
		start injection sequence conversion.




Bit Field	Name	Description		
		0: Start conversion without external events.		
		1: Use an external event to start the conversion.		
14:12	EXTJSEL[2:0]	External event select for injected sequence		
		These bits select the External event used to trigger the injected sequence conversion.		
		The triggering configuration of ADC is as follows		
		000: indicates the TRGO event of timer 1 100: indicates the CC4 event of timer 3		
		001: indicates the CC4 event of timer 1 101: indicates the TRGO event of timer 4		
		010: indicates the TRGO event of timer 2 110: EXTI line 0~15/TIM8_CC4 event		
		011: indicates the CC1 event of timer 2 111: SWSTRJCH		
11	ALIG	Data alignment		
		This bit is set and cleared by the software. Refer to Table 17-3 and Table 17-4.		
		0: Right-aligned.		
		1: Left-aligned.		
10:9	Reserved	Reserved, the reset value must be maintained		
8	ENDMA	Direct memory access mode		
		This bit is set and cleared by the software. See the DMA Controller chapter for details.		
		0: Do not use DMA mode.		
		1: Use DMA mode.		
7:3	Reserved	Reserved, the reset value must be maintained		
2	ENCAL	A/D calibration		
		This bit is set by software to start calibration and cleared by hardware at the end of calibration.		
		0: Calibration completed;		
		1: Starts calibration.		
1	CTU	Continuous conversion		
		This bit is set and cleared by the software. If this bit is set, the conversion continues until the bit		
		is cleared.		
		0: Single conversion mode.		
		1: Continuous conversion mode.		
0	ON	A/D converter ON/OFF		
		This bit is set and cleared by the software. When the bit is' 0', writing '1' will wake the ADC		
		from power-off mode.		
		When the bit is' 1', writing '1' starts the conversion. The application should note that there is a		
		delay t <sub>STAB</sub> between the time the converter is powered on and the time the conversion begins, see		
		Figure 17-4.		
		0: Close ADC conversion/calibration and enter power-down mode.		
		1: Start ADC and start conversion.		
		Note: If there are other bits changed in this register along with ON, the conversion will not be		
		triggered. This is to prevent the wrong conversion from being triggered.		

# 17.11.5 ADC Sampling Time Register 1 (ADC\_SAMPT1)

Address offset: 0x0C




Reset value: 0x0000 0000



Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained
23:0	SAMPx[2:0]	Channel x sample time selection
		These bits are used to independently select the sampling time for each channel. The channel selection
		bit must remain constant during the sampling period.
		ADC_SAMPT3.SAMPSEL = 0, the sampling time is set as follows:
		000: 1.5 cycles 100: 41.5 cycles
		001: 7.5 cycles 101: 55.5 cycles
		010: 13.5 cycles 110: 71.5 cycles
		011: 28.5 cycles 111: 239.5 cycles
		ADC_SAMPT3.SAMPSEL = 1, the sampling time is set as follows:
		000: 1.5 cycles 100: 19.5 cycles
		001: 2.5 cycles 101: 61.5 cycles
		010: 4.5 cycles 110: 181.5 cycles
		011: 7.5 cycles 111: 601.5 cycles

# 17.11.6 ADC Sampling Time Register 2 (ADC\_SAMPT2)

Address offset: 0x10



Bit Field	Name	Description	
31:30	Reserved	Reserved, the reset value must be maintained	
29:0	SAMPx[2:0]	Channel x sample time selection	
		These bits are used to in	dependently select the sampling time for each channel. The channel
		selection bit must remai	n constant during the sampling period.
		ADC_SAMPT3.SAMPS	SEL = 0, the sampling time is set as follows:
		000: 1.5 cycles	100: 41.5 cycles
		001: 7.5 cycles	101: 55.5 cycles
		010: 13.5 cycles	110: 71.5 cycles
		011: 28.5 cycles	111: 239.5 cycles




Bit Field	Name	Description	
		ADC_SAMPT3.SAMP	SEL = 1, the sampling time is set as follows:
		000: 1.5 cycles	100: 19.5 cycles
		001: 2.5 cycles	101: 61.5 cycles
		010: 4.5 cycles	110: 181.5 cycles
		011: 7.5 cycles	111: 601.5 cycles

### 17.11.7 ADC Injected Channel Data Offset Register x

 $(ADC\_JOFFSETx)(x=1...4)$ 

Address offset: 0x14-0x20

Reset value: 0x0000 0000




Bit	Name	Description
Field		
31:12	Reserved	Reserved, the reset value must be maintained
11:0	OFFSETJCHx[11:0]	Data offset for injected channel x
		These bits define the values used to subtract from the original conversion data when the
		conversion is injected into the channel. The result of the conversion can be read in the
		ADC_JDATx register.

# 17.11.8 ADC Watchdog High Threshold Register (ADC\_WDGHIGH)

Address offset: 0x24

Reset value: 0x0000 0FFF




Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained
11:0	HTH[11:0]	Analog watchdog high threshold
		These bits define the high thresholds for analog watchdog.



## 17.11.9 ADC Watchdog Low Threshold Register (ADC\_WDGLOW)

Address offset: 0x28


Reset value: 0x0000 0000



Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained
11:0	LTH[11:0]	Analog watchdog low threshold
		These bits define the low thresholds for analog watchdog.

### 17.11.10 ADC Regular Sequence Register 1 (ADC\_RSEQ1)

Address offset: 0x2C




Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained
23:20	LEN[3:0]	Regular channel sequence length
		These bits are software-defined as the number of channels in the regular sequence channel conversion.
		0000: 1 conversion
		0001: 2 conversions
		1111: 16 conversions
19:15	SEQ16[4:0]	16th conversion in regular sequence
		These bits are software-defined as the number (0 to 18) of the 16th conversion channel in the
		conversion sequence.
14:10	SEQ15[4:0]	15th conversion in regular sequence
9:5	SEQ14[4:0]	14th conversion in regular sequence
4:0	SEQ13[4:0]	13th conversion in regular sequence



## 17.11.11 ADC Regular Sequence Register 2 (ADC\_RSEQ2)

Address offset: 0x30


Reset value: 0x0000 0000



Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained
29:25	SEQ12[4:0]	12th conversion in regular sequence
		These bits are software-defined as the number (0 to 18) of the 12th conversion channel in the
		conversion sequence.
24:20	SEQ11[4:0]	11th conversion in regular sequence
19:15	SEQ10[4:0]	10th conversion in regular sequence
14:10	SEQ9[4:0]	9th conversion in regular sequence
9:5	SEQ8[4:0]	8th conversion in regular sequence
4:0	SEQ7[4:0]	7th conversion in regular sequence

## 17.11.12 ADC Regular Sequence Register 3 (ADC\_RSEQ3)

Address offset: 0x34




Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained
29:25	SEQ6[4:0]	6th conversion in regular sequence
		These bits are software-defined as the number (0 to 18) of the 6th transition channel in the
		conversion sequence.
24:20	SEQ5[4:0]	5th conversion in regular sequence
19:15	SEQ4[4:0]	4th conversion in regular sequence
14:10	SEQ3[4:0]	3rd conversion in regular sequence
9:5	SEQ2[4:0]	2nd conversion in regular sequence
4:0	SEQ1[4:0]	1st conversion in regular sequence



## 17.11.13 ADC Injection Sequence Register (ADC\_JSEQ)

Address offset: 0x38


Reset value: 0x0000 0000



Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
21:20	JLEN[1:0]	Injected sequence length
		These bits are software-defined as the number of channels in the injected channel conversion
		sequence.
		00: 1 conversion
		01: 2 conversions
		10: 3 conversions
		11: 4 conversions
19:15	JSEQ4[4:0]	This is the 4th conversion in the injected sequence.
		These bits are software-defined as the number (0 to 18) of the fourth transition channel in the
		conversion sequence.
		Note: Different from regular conversion sequences, if the length of ADC_JSEQ.JLEN[1:0] is less
		than 4, the sequence of conversion starts from (4-JLEN). For example, ADC_JSEQ[21:0] = 10
		00011 00011 00111 00010 means that the scan conversion will be converted in the following
		channel order: 7, 3, 3 instead of 2, 7, 3.
14:10	JSEQ3[4:0]	3rd conversion in injected sequence
9:5	JSEQ2[4:0]	2nd conversion in injected sequence
4:0	JSEQ1[4:0]	1st conversion in injected sequence

# 17.11.14 ADC Injection Data Register x (ADC\_JDATx) (x=1...4)

Address offset: 0x3C - 0x48



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained




Bit Field	Name	Description
15:0	JDAT[15:0]	Injected data for conversions
		These bits are read-only and contain the conversion results of the injected channel. The data is left-
		aligned or right-aligned

#### 17.11.15 ADC Regulars Data Register (ADC\_DAT)

Address offset: 0x4C

Reset value: 0x0000 0000



 Bit Field
 Name
 Description


 32:16
 Reserved
 Reserved, the reset value must be maintained

 15:0
 DAT[15:0]
 Regular data for conversion

 These bits are read-only and contain the conversion results of the regular channel. The data is left-aligned or right-aligned as shown in Table 17-3 and Table 17-4.

## 17.11.16 ADC Differential Mode Selection Register (ADC\_DIFSEL)

Address offset: 0x50




Bit Field	Name	Description
31:19	Reserved	Reserved, the reset value must be maintained
18:1	DIFSEL[17:0]	Differential mode for channels 18 to 1
		DIFSEL[i] = 0: ADC channel input i+1 is configured in single-ended mode;
		DIFSEL[i] = 1: ADC channel input i+1 is configured in differential mode
0	Reserved	Reserved, the reset value must be maintained



#### 17.11.17 ADC Calibration Factor (ADC\_CALFACT)

Address offset: 0x54


Reset value: 0x0000 0000



Bit Field Name Description 31:23 Reserved Reserved, the reset value must be maintained 22:16 CALFACTD[6:0] Calibration factors in differential mode This bit can be written by hardware or software After the differential input calibration is complete, the hardware will update it according to the calibration coefficient. Software can write these bits with a new calibration factor. If the new calibration coefficient is different from the current coefficient stored in the analog ADC, the coefficient will be applied after a new differential calibration is initiated. Note: software allows write only when ADC\_CTRL2.ON=1, ADC\_STS.STR =0, ADC STS.JSTR =0 (ADC does not process conversion or start conversion) 15:7 Reserved Reserved, the reset value must be maintained 6:0 CALFACTS[6:0] Calibration factors in Single-Ended mode This bit can be written by hardware or software After the single-end input calibration is completed, the hardware will update it according to the calibration coefficient. Software can write these bits with a new calibration factor. If the new calibration coefficient is different from the current coefficient stored in the analog ADC, the coefficient will be applied after a new single-ended calibration is initiated. Note: software allows write only when ADC CTRL2.ON=1, ADC STS.STR =0, ADC\_STS.JSTR =0 (ADC does not process conversion or start conversion)

## 17.11.18 ADC Control Register 3 (ADC\_CTRL3)

Address offset: 0x58





Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained
11	VBATMEN	Vbat monitor enable
		0: Disable
		1: Enable
10	DPWMOD	Deep power mode
		0: When the ADC is disabled, the ADC enters low power mode
		1: When the ADC is disabled, the ADC enters deep sleep mode
9	JENDCAIEN	Interrupt enable for any injected channels
		This bit is set and cleared by the software to enable/disable the injection channel conversion end
		interrupt
		0: ADC_STS.JENDCA interrupt is disabled
		1: ADC_STS.JENDCA interrupt is enabled
8	ENDCAIEN	Interrupt enable for any regular channels
		This bit is set and cleared by the software to enable/disable any channel conversion end interrupt
		0: ADC_STS.ENDCA interrupt is disabled
		1: ADC_STS.ENDCA interrupt is enabled
7	BPCAL	Bypass calibration
		0: Disable
		1: Enabled
6	PDRDY	ADC power down ready
		0: Not ready
		1: Get ready
5	RDY	ADC ready
		0: Not ready
		1: Get ready
4	CKMOD	Clock mode
		0: Select AHB for synchronization clock
		1: Select PLL for asynchronous clock
3	CALALD	Calibration auto load
		0: Disables automatic loading
		1: Enables automatic loading
2	CALDIF	Differential mode for calibration
		This bit is set and cleared by software to configure the calibrated single-ended or differential input
		mode
		0: Writing ADC_CTRL2.ENCAL bits will start calibration in single-ended input mode
		1: Writing ADC_CTRL2.ENCAL bits will start calibration in differential input mode
1:0	RES[1:0]	Data resolution
		This bit is set and cleared by the software to select the resolution of the conversion
		00: 6-bits
		01: 8-bits
		10: 10-bits



Bit Field	Name	Description
		11: 12-bits

# 17.11.19 ADC Sampling Time Register 3 (ADC\_SAMPT3)

Address offset: 0x5C



Bit Field	Name	Description									
31:4	Reserved	Reserved, the reset value must be maintained									
3	SAMPSEL	Sample Time Selection									
		When SAMPSEL = $0$ , the value of SAMPx[2:0] is set as follows:									
		000: 1.5 cycles 100: 41.5 cycles									
		001: 7.5 cycles 101: 55.5 cycles									
		010: 13.5 cycles 110: 71.5 cycles									
		011: 28.5 cycles 111: 239.5 cycles									
		When SAMPSEL = 1, the value of SAMPx[2:0] is set as follows:									
		000: 1.5 cycles 100: 19.5 cycles									
		001: 2.5 cycles 101: 61.5 cycles									
		010: 4.5 cycles 110: 181.5 cycles									
		011: 7.5 cycles 111: 601.5 cycles									
2:0	SAMP18[2:0]	Channel Sample Time									
		The channel sampling time definition is consistent with ADC_SAMPT2									



## 18 Digital To Analog Conversion (DAC)

#### 18.1 Introduction

DAC is a digital/analog converter, mainly digital input, voltage output.DAC data can be 8-bit or 12-bit and supports DMA functionality. When the DAC is configured in 12-bit mode, the DAC data can be right-aligned or left-aligned. When the DAC is configured in 8-bit mode, the DAC data can be right-aligned. The DAC output channel has 1, with independent converter. VREF+ is used as the DAC reference voltage through the pin input to make the DAC conversion data more accurate.

#### 18.2 Main Features

- One independent DAC converter, corresponding to one output channel
- Monotonous output
- Support 8-bit or 12-bit output, data in 12-bit mode right-aligned and left-aligned two modes
- Synchronous update
- DMA support
- Noise wave, triangular waveform generation
- Input reference voltage VREF+
- External event triggers the conversion

DAC block diagram and pins are shown below.



EXTI\_9  $TIM8-TRGO^{(1)}$ TIM7-TRGO TIM6-TRGO TIM5-TRGO TIM4-TRGO TIM2-TRGO SWTRIGx DAC CTRL register CTRL.MASEL[3:0] DAC\_CTRL.DMAEN OAC\_CTRL.WEN[1:0] DAC\_CTRL.TEN Control logic ►DMA request DAC\_OUT DAC alignment DATO register DAC data holding register VREF+ VDDA VSSA

Figure 18-1 Block Diagram Of A DAC Channel

**Table 18-1 DAC Pins** 

Name	Description	Туре
	The positive reference voltage used by the DAC,	
$V_{ m REF^+}$	$2.4V \le V_{REF} \le V_{DDA} (3.3 V)$	Input, analog reference voltage
$V_{DDA}$	Analog power supply	Input, analog power supply
$V_{SSA}$	Analog power supply ground	Input, analog power supply ground
DAC_OUT	DAC analog output	Analog output signal

Note: When the DAC is enabled, PA4 needs to be configured as analog input mode. PA4 will automatically connect



to the output of the DAC.

### 18.3 DAC Function Description And Operation Description

#### **18.3.1 DAC Enable**

Powering on the DAC can be done by configuring DAC\_CTRL. CHEN = 1. It takes some time for  $t_{WAKEUP}$  to open the DAC.

#### 18.3.2 DAC Output Buffer.

By configuring DAC\_CTRL.BEN to disable or enable the output buffer of DAC, if the output buffer is enable, the output impedance is reduced, the driving ability is enhanced, and the external load can be driven without the external operational amplifier.

#### 18.3.3 DAC Data Format

When the configuration data is written to the DAC\_DR12CH register, the data is written to DAC\_DR12CH [11:0], and the 12-bit data is right-aligned. (Actually stored in the register DACCHD [11:0] bits, DACCHD is the internal data storage register)

When the configuration data is written to the DAC\_DL12CH register, the data is written to DAC\_DL12CH [15:4], and the 12-bit data is left-aligned. (Actually stored in the register DACCHD [11:0] bits, DACCHD is the internal data storage register)

When the configuration data is written to the DAC\_DR8CH register, the data is written to DAC\_DR8CH [7:0], and the 8-bit data is right-aligned. (Actually stored in the register DACCHD[11:4] bits, DACCHD is the internal data storage register)






Figure 18-2 Data Register of Single DAC Channel Mode

#### 18.3.4 DAC Trigger

Configure DAC\_CTRL. TEN = 1 can enable external trigger of DAC, and DAC\_CTRL.TSEL[2:0] is configured to select an external triggering event as the external triggering source for the DAC.

TSEL[2:0] **Trigger source** Type Timer 6 TRGO events 000 Timer 8 TRGO events 001 010 Timer 7 TRGO events Internal signal from the Timer 5 TRGO events on-chip timer 011 Timer 2 TRGO events 100 Timer 4 TRGO events 101 EXTI line 9 110 External pins Software control bit 111 SWTRIG (Software Triggered)

Table 18-2 DAC External Trigger

When the DAC is triggered by timer output or the rising edge of EXTI line 9, the data in the aligned data hold register will be transferred to the DAC DATO register. This data transfer process takes 3 APB1 clock cycles.

DAC\_SOTTR.TREN = 1 can enable the DAC software trigger. When the DAC is triggered by the software, the data of the aligned data hold register will be transmitted to the DAC DATO register.

#### Notes:

- 1. Do not change the DAC CTRL.TSEL[2:0] bit when the DAC is enabled.
- 2. It takes 1 APB1 clock cycle for the data of the data holding register to be transferred to the DAC\_DATO register when DAC is triggered by software.



#### 18.3.5 DAC Conversion

If DAC trigger is enable, the data in the DAC alignment data hold register will be transferred to the DAC\_DATO register after three APB1 cycles according to the selected trigger event when the hardware trigger occurs. When the software trigger occurs, the data in the DAC alignment data hold register is transferred to the DAC\_DATO register after one APB1 cycle. If trigger is not enabled, data in the DAC alignment data hold register is automatically transferred to the DAC\_DATO register after one APB1 cycle.

After the DAC transfers data to the DAC\_DATO register from its data holding register, the output is valid for the time tSETTTLING, which is related to the supply voltage and the analog output load.




Figure 18-3 Time Diagram of Transitions with Trigger Disable

#### 18.3.6 DAC Output Voltage

The digital input is converted to analog voltage output by a DAC module in a linear relationship ranging from 0 to VREF+. The output voltage of DAC is calculated as follows:

DAC output =  $V_{REF} X$  (DATO / 4095).

#### **18.3.7 DMA Requests**

DAC\_CTRL1. DMAEN = 1 is configured to enable DMA function. When an external trigger occurs (not a software trigger), a DMA request is generated and the value of data hold register is then transferred to the DAC DATO register.

Note: DMA requests for DAC have no accumulative function, and when the second external trigger occurs before the response to the first external trigger, the second DMA request cannot be processed and there is no error reporting mechanism.



#### 18.3.8 Noise Generation

DAC can generate noise, by configuring DAC\_CTRL.WEN[1:0] to "01" to turn on the noise function, by configuring DAC\_CTRL.MASEL[3:0] to select which bits of the linear feedback shift register (LFSR) are masked, the value of LFSR is added to the value of the DAC alignment data holding register and written to the DAC\_DATO register (overflow bits are discarded). The initial value of LFSR is 0xAAA, and the value of LFSR is updated after 3 APB1 cycles after the trigger event occurs.




Figure 18-4 LFSR Algorithm for DAC




Figure 18-5 DAC Conversion with LFSR Waveform Generation (enable software trigger)

Note: The DAC is configured to trigger to generate noise.

#### 18.3.9 Triangular Wave Generation

The DAC can generate a triangle wave. The triangle wave function can be turned on by configuring DAC\_CTRL.WEN[1:0] as "10", and the amplitude of the triangle wave can be selected by configuring DAC\_CTRL.MASEL[3:0]. The value of the internal triangle wave counter is added to the value of the DAC alignment data holding register and written to the DAC\_DATO register (overflow bits are discarded). The value of the triangular wave counter is updated 3 APB1 cycles after the trigger event occurs, the triangular wave counter will accumulate to the maximum amplitude value set, and then decrement to 0, and so on.







Figure 18-6 Triangle Wave Generation of DAC

Figure 18-7 DAC Conversion With Trigonometry Generation (Enable Software Trigger)



Note: 1. Only when the DAC is configured to trigger can the triangle wave be generated

2. DAC\_CTRL.MASEL[3:0] cannot be set after DAC is enabled.

# 18.4 DAC Register

### 18.4.1 DAC Registers Overview

Table 18-3 DAC registers overview


Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	1	0
000h	DAC_CTRL									I	Reserv	ed									DMAEN		į	MASEL[3:0]			wEN[1:0]		TSEL[2:0]		TEN	BDIS	CHEN
	Reset Value																				0	0	0	0	0	0	0	0	0	0	0	0	0
004h	DAC_SOTTR															R	eserv	ed															TREN



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	Ξ	10	6	∞	7	9	5	_	4	3	2	1	0
	Reset Value																																	0
008h	DAC_12DRCH										Rese	rved														D	ACC	CHD[1	1:0]					
	Reset Value																					0	0	0	0	0	0	0	0	)	0	0	0	0
00Ch	DAC_12DLCH								Rese	rved												D	ACCH	ID[1	1:0]							Rese	rved	
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	)				
010h	DAC_8DRCH												Rese	erved														]	DAC	СН	D[7:0	)]		
	Reset Value																									0	0	0	0	)	0	0	0	0
02Ch	DAC_DATO										Rese	rved														DA	CC	HDO[	11:0]	]				
	Reset Value												0	0	0	0	0	0	0	0	)	0	0	0	0									

# 18.4.2 DAC Control Register (DAC\_CTRL)

Offset address: 0x00



Bit Field	Name	Description
31:13	Reserved	Reserved, the reset value must be maintained.
12	DMAEN	The DMA function of the DAC is enabled
		The bit is set to 1 and cleared by the software.
		0: Disable DMA for the DAC
		1: Enable DMA for the DAC
11:8	MASEL[3:0]	DAC shield/amplitude selector.
		These bits are configured by software to set the LFSR shielding bits for the noise
		function and the amplitude of the triangular wave.0000: unmasked LFSR bit 0 / delta
		amplitude equals 1
		0001: unmasked LFSR bit [1:0] / triangular amplitude is equal to 3
		0010: unmasked LFSR bit [2:0] / triangular amplitude equals 7
		0011: unmasked LFSR bit [3:0] / triangular amplitude equals 15
		0100: unmasked LFSR bit [4:0] / triangular amplitude equals 31
		0101: Unmasked LFSR bit [5:0] / triangular amplitude equals 63
		0110: unmasked LFSR bit [6:0] / triangular amplitude equals 127
		0111: Unmasked LFSR bit [7:0] / triangular amplitude equals 255
		1000: unmasked LFSR bit [8:0] / triangular amplitude equals 511
		1001: Unmasked LFSR bit [9:0] / triangular amplitude equals 1023
		1010: unmasked LFSR bit [10:0] / triangular amplitude equals 2047
		≥1011: unmasked LFSR bit [11:0] / triangular amplitude is equal to 4095
7:6	WEN[1:0]	DAC noise/triangle wave function selection.
		The bits are set to 1 and cleared by the software.



Bit Field	Name	Description
		00: Disable noise and triangle wave
		01: Enable the noise function
		1x: Enables the triangle wave function
5:3	TSEL[2:0]	DAC triggers selection.
		This bit is used for selection of DAC external triggers.
		000: TIM6 TRGO event
		001: TIM8 TRGO event
		010: TIM7 TRGO event
		011: TIM5 TRGO event
		100: TIM2 TRGO event
		101: TIM4 TRGO event
		110: External interrupt line 9
		111: Software trigger
2	TEN	DAC trigger on
		This bit is set to 1 and cleared by the software to enable/disable DAC triggering.
		0: disables DAC triggering
		1: enables DAC triggering
1	BEN	Enable the DAC output cache.
		This bit is set to 1 and cleared by the software to enable/disable the DAC's output
		buffer.
		0: Disable the DAC channel output buffer
		1: Enable the DAC channel output buffer
0	CHEN	DAC.
		This bit is set to 1 and cleared by the software to enable/disable the DAC.
		0: disables the DAC
		1: Enable the DAC

## 18.4.3 DAC Software Trigger Register (DAC\_SOTTR)

Offset address: 0x04



Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained.
0	TREN	DAC software trigger
		This bit is setting by software to enable/disable software trigger.




Bit Field	Name	Description
		0: disables the DAC software trigger.
		1: enable the DAC software trigger.
		Note: After the alignment data hold register transfers data to the DAC_DATO register,
		this bit will be cleared by the hardware after an APB1 clock.

## 18.4.4 12 Bit Right Aligned Data Hold Register For DAC (DAC\_DR12CH)

Offset address: 0x08

Reset value: 0x0000 0000




Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained.
11:0	DACCHD[11:0]	DAC 12 bits right aligned data
		The bits are configured by the software and the DAC converts the data.

## 18.4.5 12 Bit Left Aligned Data Hold Register For DAC (DAC\_DL12CH)

Offset address: 0x0c

Reset value: 0x0000 0000




Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:4	DACCHD[11:0]	DAC 12 bits left aligned data
		The bits are configured by the software and the DAC converts the data.
3:0	Reserved	Reserved, the reset value must be maintained.

## 18.4.6 8-Bit Right-Aligned Data Hold Register For DAC (DAC\_DR8CH)

Offset address: 0x10






Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7:0	DACCHD[7:0]	DAC 8 bits right aligned data
		The bits are configured by the software and the DAC converts the data.

## 18.4.7 DAC Data Output Register (DAC\_DATO)

Offset address: 0x2C

Reset value: 0x0000 0000



 Bit Field
 Name
 Description

 31:12
 Reserved
 Reserved, the reset value must be maintained.

 11:0
 DACCHDO[11:0]
 DAC data output.

 These bits are read-only and represent the output data of the DAC channel



### 19 Comparator (COMP)

The COMP module is used to compare the analog voltages of two inputs and output high/low levels based on the comparison result. When "INP" input voltage is higher than "INM" input voltage, the comparator output are high level, when "INP" input voltage is lower than "INM" input voltage, the comparator outputs are low level.

### 19.1 COMP System Connection Block Diagram

The COMP module supports a maximum of two independent comparators, which are connected to the APB1 bus...




Figure 19-1 Comparator Controller Functional Diagram

Notes:

- (1) VREF\_VC1 is the output of the internal low-power 6-bit DAC, and VREF\_VC2 is the output of the interval non-low-power 6-bit DAC.
- (2) COMP1 supports dual mode (supports both low power mode and normal mode), COMP2 only supports single mode (supports normal mode)



The second character in the 8-bit code of the last line of the chip printed in the factory settings is not "B"The second character in the 8-bit code of the last line of the chip printed in the factory setting is "B"

#### 19.2 COMP Features

- Supports up to 2 independent comparators
- Shares the internal reference input of two independent 6-bit DACs
- Supports filter clock, filter reset
- Output polarity can be configured high and low
- Hysteresis can be configured as none, low, medium, or high
- The comparison result can be output to I/O port or trigger timer, which is used to capture events, OCREF\_CLR
  events, brake events, and generate interrupts
- Input channels can select I/O ports, channel output of general 12-bit DAC or dedicated 6-bit DAC
- It can be read only or read write, and can be unlocked only after a reset
- Blanking support, Blanking source can be configured
- COMP1/COMP2 can form window comparators
- You can wake the system from Sleep mode mode by generating an interrupt
- Filter window size can be configured
- Filter threshold size can be configured
- The sampling frequency for filtering can be configured

## 19.3 COMP Configuration Precedure

The complete configuration includes the following steps. If the default configuration is used, skip the corresponding configuration items.

- Configurable hysteresis level COMPx\_CTRL.HYST[1:0]
- Configure the output polarity COMPx CTRL.POL
- Configuration input selection, comparator non-inverting input COMPx\_CTRL.INPSEL[3:0], inverting input COMPx\_CTRL. INMSEL [2:0]
- Select COMPx CTRL.OUTSEL[3:0] for configuration output
- Configure the blanking source COMPx CTRL.BLKING[2:0]
- Configure the comparator window mode COMP\_WINMODE. CMP12MD
- Configure the filter sampling window COMPx FILC.SAMPW[4:0]
- Configure the threshold COMPx\_FILC.THRESH[4:0] (threshold should be greater than COMPx FILC.SAMPW[4:0]/2)



- Configure the filter sampling frequency (for timer applications, sampling frequency should be greater than 5MHz)
- Enable COMPx\_FILC.FILEN filter
- Enable COMPx\_CTRL.EN on the comparator

Note: For the above steps, the filter should be enabled first and then the comparator should be enabled. The comparator should be enabled after the filtering (if enabled) is configured and enabled. In addition, when the comparator control register is locked, it can only be unlocked by reset.

### 19.4 COMP Operating Mode

#### 19.4.1 Window Mode

Comparators can be combined as window comparator and share PA1.

#### 19.4.2 Independent Comparators

The two comparators can be configured independently to complete the comparator functions. The output of a comparator can be output to an I/O port. Each comparator has a different remapped port. You can configure the comparator register COMPx CTRL. OUTTRG[3:0] to enable the corresponding feature pin at the output.

The comparator output supports triggering events, such as can be configured as timer 1, timer 8 brake function.

Note: Refer to the comparator interconnection for specific configuration

## 19.5 Comparator Interconnection

For the interconnection of the output port of the comparator, please refer to the chapter on the multiplexing function of GPIO, which defines the value of the remapping of the comparator OUT.

The comparator INP pin has the following configurations.

INPSEL	COMP1	COMP2
0xxx	Float	Float
1000	PA0	PA1/DAC1/PA4
1001	PA1/DAC1	PA3
1010	PA2	PA6
1011	PA12	PA7
1100	PB3	PA11
1101	PB4	PA15
1110	PB10	PB7
1111	PD5	PD7

Notes

(1): In window mode, COMP2 automatically selects PA1



(2): The selection of the comparator's PA1/DAC1 is done by configuring COMP1 CTRL.INPDAC

The comparator INM pins have the following configuration.

INMSEL	COMP1	COMP2
000	Float	Float
001	DAC1/PA4	PA2
010	PA0	PA5
011	PA5	PA6
100	PB5	PB3
101	PD4	PD6
110	VREF_VC1	DAC1/PA4
111	VREF_VC2	VREF_VC2

Note: DAC1/PA4, indicating that the output pin of DAC1 is PA4

#### Comparator output TRIG signal has the following interconnection.

TRIG	COMP1	COMP2
0000	NC	NC
0001	TIM1_BKIN	TIM1_BKIN
0010	TIM1_OCrefclear	TIM1_OCrefclear
0011	TIM1_IC1	TIM1_IC1
0100	TIM2_IC1	TIM2_OCrefclear
0101	TIM2_OCrefclear	TIM3_OCrefclear
0110	TIM3_IC1	TIM4_IC1
0111	TIM3_OCrefclear	TIM4_OCrefclear
1000	TIM4_OCrefclear	TIM5_IC1
1001	TIM5_IC1	TIM8_IC1
1010	TIM8_IC1	TIM8_OCrefclear
1011	TIM8_OCrefclear	TIM9_IC1
1100	TIM9_OCrefclear	TIM9_OCrefclear
1101	TIM8_BKIN	TIM8_BKIN
1110	TIM1_BKIN+TIM8_BKIN	TIM1_BKIN + TIM8_BKIN
1111	LPTIM_ETR	LPTIM_ETR

## 19.6 Interrupt

COMP supports interrupt response, COMP1 and COMP2 share one interrupt entry. And interrupt sources can be distinguished by querying the interrupt status register. There are two cases of interrupt generation as follows.

- The polarity of COMPx\_CTRL.POL is not reversed, and the interrupt is enabled. When INPSEL > INMSEL, the comparator interrupt will be generated when COMPx\_CTRL.OUT is set to 1 by hardware.
- The polarity of COMPx CTRL.POL is reversed, and the interrupt is enabled. When INPSEL < INMSEL, the



comparator interrupt is generated when COMPx\_CTRL.OUT is set to 1 by hardware.

# 19.7 COMP Register

### 19.7.1 COMP Register Overview

**Table 19-1 COMP Register Overview** 

Offset	Register	31 30 30 22 24 25 25 25 25 25 27	21	20	19	118	15 41	13	11 11 10	6	∞	7	9	2	4	e (	7 -	0
																	IEN	IEN
000h	COMP_INTEN					Reserved											CMP2IEN	CMP11EN
	Reset Value																0	0
																		SEL
004h	COMP_LPCKSEL					Reserve	ed											LPCKSEL
	Reset Value																	0
																		MD
008h	COMP_WINMODE					Reserve	ed											CMP12MD
	Reset Value																	0
																	×	
00Ch	COMP_LOCK					Reserved											CMP2LK	CMP1LK
	Danat Value																0	0
	Reset Value			T													0	
			ODE	AC	Γ	3[2:0]	1:0]	. 1	3[3:0]			[3:0]			_	5	[2:0]	
010h	COMP1_CTRL	Reserved	PWRMODE	INPDAC	OUT	BLKING[2:0]	HYST[1:0]	POL	OUTTRG[3:0]			INPSEL[3.0]			Reserved		INMSEL[2:0]	EN
			P			BI	Т		70		길				Re	i	Z T	
	Reset Value		0	0	0	0 0 0	0 0	0	0 0 0	0	0	0	0	0	-	0	0	0
											V[4:0]					[4:0]		7
014h	COMP1_FILC	R	eserved	l							SAMPWIN[4:0]					THRESH[4:0]		FILEN
											SAN					H		
	D										_		0					
0.4.01	Reset Value COMP1_FILP								0	0 CI	0 KPS	0 C[15:0		0	0	0	0	0
018h	Reset Value	Reserved					0 0	0	0 0 0	0	0	0		0	0	0 (	0	0
01Ch						Reserved												
									T					1				T
						[0	_		[0:			5	5			5	ō	
0201	COMP2_CTRL	n l			OUT	BLKING[2:0]	HYST[1:0]	POL	OUTTRG[3:0]			INPSET [3:0]			rved	į	INMSEL[2:0]	EN
020h		Reserved			0	BLKI	HYS	F	OUTI			NPS			Reserved		Z Z Z	
	Reset Value				0	0 0 0	0 0	0	0 0 0	0	0	0	0	0		0 (	0	0
											SAMPWIN[4:0]					I[4:0]		z
024h	COMP2_FILC	R	eserved	l							MPWL					THRESH[4:0]		FILEN
			S. A.															
	Reset Value								0	0	0	0		0	0	0	0	0
028h	COMP2_FILP	Reserved								CI	KPS	C[15:0	)]					




OCC	D :	-	0	6	∞	7	9	5	4	3	2	_	20	19	18	17	16	15	14	3	7	-	10	6	∞	7	9	5	4	3	2	_	0
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	2	-	=		-		_	13	112	-						4	4				
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
02Ch	COMP2_OSEL															R	eserve	:d															CMP2XO
	Reset Value																																0
030h	COMP_VREFSCL									Rese	erved												VV21KM[5:0]			VV2EN				VV I TRM[5:0]			VVIEN
	Reset Value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
034h	COMP_TEST															R	eserve	:d															EN
	Reset Value																																0
038h	COMP_INTSTS															Rese	rved															CMP2IS	CMP11S
	Reset Value																															0	0

### 19.7.2 COMP Interrupt Enable Register (COMP\_INTEN)

Address offset: 0x00

Reset value: 0x0000 0000



Bit Field	Name	Description
31:2	Reserved	Reserved, the reset value must be maintained
1	CMP2IEN	Software controlled Interrupt enable of COMP2.
		0: Disable
		1: Enable
0	CMP1IEN	Software controlled Interrupt enable of COMP1.
		0: Disable
		1: Enable

# 19.7.3 COMP Low Power Select Register (COMP\_LPCKSEL)

Address offset: 0x04



Reset value: 0x0000 0000


31															16
	1	'	'	'	'	•	Rese	rved	ı	ı	ı	'	'	•	'
	1	l	l	1	1		1		1	1	1	l	l		
15														1	0
							Reserved		1	1					LPCKSEL
	1	•	•	•	•				•			•	•		rw.

Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained
0	LPCKSEL	Comparator clock select
		0: Configure this bit to 0 in normal mode, use PCLK1 clock;
		1: Configure this bit to 1 during STOP2 or low power operation, using a 32 KHz clock.

#### 19.7.4 COMP Window Mode Register (COMP\_WINMODE)

Address offset: 0x08

Reset value: 0x0000 0000



 Bit Field
 Name
 Description

 31:1
 Reserved
 Reserved, the reset value must be maintained

 0
 CMP12MD
 This bit selects the window mode: Both non inverting inputs of comparators share the Pin PA1 input.


 0: Comparators 1 and 2 are not in window mode.

 1: Comparators 1 and 2 are in window mode.

## 19.7.5 COMP Lock Register (COMP\_LOCK)

Address offset: 0x0C

Reset value: 0x0000 0000




401 / 652



Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained
2	CMP2LK	This bit is write-once. It is set by software. It can only be cleared by a system reset.
		If set it causes COMP2_CTRL register to be read-only.
		0: COMP2_CTRL is read-write.
		1: COMP2_CTRL is read-only
2	CMP1LK	This bit is write-once. It is set by software. It can only be cleared by a system reset.
		If set it causes COMP1_CTRL register to be read-only.
		0: COMP1_CTRL is read-write.
		1: COMP1_CTRL is read-only

# 19.7.6 COMP Control Register (COMP1\_CTRL)

Address offset: 0x10



Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
21	PWRMODE	Power mode of Comparator 1
		These bits are set and cleared by software.
		They control the power/speed of Comparator1.
		0: Normal mode
		1: Low power mode
20	INPDAC	The connection selection bit of the PA1 of the INP of the comparator 1 and the DAC output
		0: Connect to PA1;
		1: Connect to DAC output.
19	OUT	This read-only bit is a copy of comparator 1 output state.
		0: Output is low (non-inverting input below inverting input).
		1: Output is high (non-inverting input above inverting input).
18: 16	BLKING[2:0]	These bits select which Timer output controls the comparator 1 output blanking.
		000: No blanking
		001: TIM1 OC5 selected as blanking source
		010: TIM8 OC5 selected as blanking source
		Other configurations: reserved
15:14	HYST[1:0]	These bits control the hysteresis level.
		00: No hysteresis
		01: Low hysteresis



Bit Field	Name	Description
		10: Medium hysteresis
		11: High hysteresis
13	POL	This bit is used to invert the comparator 1 output.
		0: Output is not inverted
		1: Output is inverted
12:9	OUTTRG[3:0]	These bits select which Timer input must be connected with the comparator1 output.
		0000: Reserved;
		0001: TIM1_BKIN;
		0010: TIM1_OCrefclear;
		0011: TIM1_IC1;
		0100: TIM2_IC1;
		0101: TIM2_OCrefclear;
		0110: TIM3_IC1;
		0111: TIM3_OCrefclear;
		1000: TIM4_OCrefclear;
		1001: TIM5_IC1;
		1010: TIM8_IC1;
		1011: TIM8_OCrefclear;
		1100: TIM9_OCrefclear;
		1101: TIM8_BKIN;
		1110: TIM1_BKIN+TIM8_BKIN;
		1111: LPTIM_ETR.
8:5	INPSEL[3:0]	Comparator 1 non-inverting input selection.
		0000 to 0111: Input floating;
		1000: PA0;
		1001: PA1/DAC;
		1010: PA3(PA2);
		1011: PA12;
		1100: PB3;
		1101: PB4;
		1110: PB10;
		1111: PD5.
		Note: When the configuration is 1010, PA3 is suitable for factory setting the second character
		in the 8-bit code of the last line of the chip silk screen to be non-"B". PA2 is suitable for
		factory setting the second character in the 8-bit code of the last line of the chip silk screen to
		be "B".
4	Reserved	Reserved, the reset value must be maintained
3:1	INMSEL[2:0]	These bits allows to select the source connected to the inverting input of the comparator 1.
		000: floating;
		001: DAC1;
		010: PA0;
		011: PA5;




Bit Field	Name	Description
		100: PB5;
		101: PD4;
		110: VREF_VC1;
		111: VREF_VC2.
0	EN	This bit switches COMP1 ON/OFF.
		0: Comparator disabled
		1: Comparator enabled

## 19.7.7 COMP Filter Register (COMP1\_FILC)

Address offset: 0x14


Reset value: 0x0000 0000



Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained
10:6	SAMPW[4:0]	Filter sampling window size, sampling window = SAMPW + 1.
5:1	THRESH[4:0]	The filter threshold is set. At least the sampling threshold of the opposite state in the sample
		window can change the output state. This value is required to be greater than SAMPW / 2.
0	FILEN	Filter enable.
		0: Disable
		1: Enable

# 19.7.8 COMP Filter Frequency Division Register (COMP1\_FILP)

Address offset: 0x18




Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	CLKPSC[15:0]	Low filter sample clock prescale.



Bit Field	Name	Description
		System clock divider = CLK_PRE_CYCLE + 1, e.g.
		0: Every cycle
		1: Every 2 cycle
		2: Every 3 cycle

## 19.7.9 COMP Control Register (COMP2\_CTRL)

Address offset: 0x20



Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
19	OUT	This read-only bit is a copy of comparator 2 output state.
		0: Output is low (non-inverting input below inverting input).
		1: Output is high (non-inverting input above inverting input).
18: 16	BLKING[2:0]	These bits select which Timer output controls the comparator 2 output blanking.
		000: No blanking
		001: TIM1 OC5 selected as blanking source
		010: TIM8 OC5 selected as blanking source
		Other configurations: reserved
15:14	HYST[1:0]	These bits control the hysteresis level.
		00: No hysteresis
		01: Low hysteresis
		10: Medium hysteresis
		11: High hysteresis
13	POL	This bit is used to invert the comparator 2 output.
		0: Output is not inverted
		1: Output is inverted
12:9	OUTTRG[3:0]	These bits select which Timer input must be connected with the comparator 2 output.
		0000: Reserved.;
		0001: TIM1_BKIN;
		0010: TIM1_OCrefclear;
		0011: TIM1_IC1;
		0100: TIM2_OCrefclear;
		0101: TIM3_OCrefclear;




Bit Field	Name	Description
		0110: TIM4_IC1;
		0111: TIM4_OCrefclear;
		1000: TIM5_IC1;
		1001: TIM8_IC1;
		1010: TIM8_OCrefclear;
		1011: TIM9_IC1;
		1100: TIM9_OCrefclear;
		1101: TIM8_BKIN;
		1110: TIM1_BKIN + TIM8_BKIN;
		1111: LPTIM_ETR.
8:5	INPSEL[3:0]	Comparator 2 non-inverting input selection.
		0000 to 0111: floating;
		1000: PA1(window mode)/DAC1/PA4(window mode && COMP1_CTRL1.INPDAC=1);
		1001: PA3;
		1010: PA6;
		1011: PA7;
		1100: PA11;
		1101: PA15;
		1110: PB7;
		1111: PD7。
4	Reserved	Reserved, the reset value must be maintained
3:1	INMSEL[2:0]	These bits allows to select the source connected to the inverting input of the comparator 2.
		000: floating;
		001: PA2;
		010: PA5;
		011: PA6;
		100: PB3;
		101: PD6;
		110: DAC1/PA4;
		111: VREF_VC2.
0	EN	This bit switches COMP2 ON/OFF.
		0: Comparator disabled
		1: Comparator enabled

## 19.7.10 COMP Filter Register (COMP2\_FILC)

Address offset: 0x24






Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained
10:6	SAMPW[4:0]	Filter sampling window size, sampling window = SAMPW + 1.
5:1	THRESH[4:0]	The filter threshold is set. At least the sampling threshold of the opposite state in the sample
		window can change the output state. This value is required to be greater than SAMPW / 2.
0	FILEN	Filter enable.
		0: Disable
		1: Enable

### 19.7.11 COMP Filter Frequency Division Register (COMP2\_FILP)

Address offset: 0x28

Reset value: 0x0000 0000




Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	CLKPSC[15:0]	Low filter sample clock prescale.
		System clock divider = CLK_PRE_CYCLE + 1, e.g.
		0: Every cycle
		1: Every 2 cycle
		2: Every 3 cycle

# 19.7.12 COMP Output Select Register (COMP2\_OSEL)

Address offset : 0x2C






Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained
0	CMP2XO	Bit select to choose COPM2 output or the XOR output(comparison of COMP1&2) outputs
		0: COMP2 Output
		1: XOR(comparison) output between results of COMP1 and COMP2

# 19.7.13 COMP Reference Voltage Register (COMP\_VREFSCL)

Address offset: 0x30

Reset value: 0x0000 0000



Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained
13:8	VV2TRM [5:0]	VREF2 (DAC2)voltage scaler trim value.
7	VV2EN	VREF2(DAC2) voltage scaler:
		0: disable;
		1: enable.
6:1	VV1TRM [5:0]	VREF1 (DAC1)voltage scaler trim value.
0	VV1EN	VREF1(DAC1) voltage scaler:
		0: disable;
		1: enable.

# 19.7.14 COMP Test Register(COMP\_TEST)

Address offset: 0x34



				ı				1	1			1	
	1	<u> </u>	<u> </u>	1	 J		 	1	1	ı	<u> </u>	<u> </u>	
15					 		 					1	0
						Reserved		1	1				EN
	-			•				•	•		•		*****

Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained
0	EN	Comparator test enable:
		0: disable
		1: enable

# 19.7.15 COMP Interrupt Status Register (COMP\_INTSTS)

Address offset: 0x38

	1	l	ı	'	ļ.	ı	ı	ı	l	ı	'	1	ı	ı
15												2	1	0
					Rese	erved							CMP2IS	CMP1IS
													rc w0	re w0

Bit Field	Name	Description
31:2	Reserved	Reserved, the reset value must be maintained
1	COMP2IS	This bit indicate the interrupt status of COMP2, write 0 to clear.
0	COMP1IS	This bit indicate the interrupt status of COMP1,write 0 to clear.



## 20 Operational Amplifier (OPAMP)

The OPAMP module can be flexibly configured, suitable for applications such as independent operational amplifier(PGA) mode and follower mode. OPAMP has an input range of 0V to VDDA and an output range of 0.15V to VDDA-0.15V.

#### **20.1 Main Features**

- Two independently configured operational amps
- Support track-to-track input, input range is 0 to VDDA, output range is 0.15 to VDDA-0.15 programmable gain
- The OPAMP can be configured as an instrument amplifier through an external resistor connection
- The following modes can be configured
  - General Purpose OPAMP
  - Voltage follower
  - In-phase input PGA
  - Cascade in-phase PGA
  - Differential op amps of two op amps
- Internal resistance feedback network configurable, 1% accuracy
- Programmable gain Settings are 2X, 4X, 8X, 16X, 32X times
- As low as +/-1mV(typical value) offset voltage
- Gain bandwidth: 4MHz
- Supports TIM1\_CC6 to automatically switch OPAMP1 and OPAMP2 PIN input
- Independent write protection is supported

## **20.1.1 OPAMP Function Description**

Two OPAMP can be configured for various PGA modes through register selection, and can also be configured for the user to use the OPAMP function of external components. The output of OPAMP can be used as the channel input to the ADC. The two OPAMP outputs are connected to the analog channel of the ADC as follows.

The output of OPAMP1 is connected to the analog input channel 3 of the ADC

The output of OPAMP2 is connected to the analog input channel 7 of the ADC






Figure 20-1 Block Diagram of OPAMP1 and OPAMP2 Connection Diagram

## 20.2 OPAMP Operating Mode

## 20.2.1 External Amplification Mode of OPAMP

The external amplification refers to the amplification factor mode is determined by the connected resistance and capacitance. When OPAMP\_CS.MOD is set to 2'b00 or 2'b01, it is the op amp function, OPAMPx\_CS.VPSSEL or OPAMPx\_CS.VPSSEL or OPAMPx\_CS.VMSSEL or OPAMPx\_CS.VMSSEL selects the negative input. Use an external resistor to form a closed-loop amplification system.

With two completely independent OPAMPs, the gain is determined by the external resistor network. It can also be cascaded as required to form the required amplification gain. As shown in the figure below, the positive terminal, negative terminal and output terminal of the OPAMP are connected to the external port, the amplification factor is determined by the external RC network.






Figure 20-2 OPAMP External Amplification Mode

### 20.2.2 OPAMP Follow Mode

In follow mode, the voltage is directly follow input, the VMSEL terminal must be directly connected to the OPAMP output port.

Opamp\_cs. MOD = 2b'11 is the internal follower function, OPAMPx\_CS. VPSSEL or OPAMPx\_CS. VPSEL selects the positive end input, OPAMPx CS. VMSSEL or OPAMPx CS. VMSEL is connected to the output port from the chip interior.

Unused VM pin can be used as other GPIO.






Figure 20-3 Follow Mode

## 20.2.3 OPAMP Internal Gain (PGA) Mode

The programming gain amplifier (PGA) mode amplifies the input voltage through a built-in resistor feedback network.

OPAMPx\_CS. MOD = 2b'10 is a PGA function that supports gain of 2/4/8/16/32. OPAMPx\_CS. VMSSEL or OPAMPx\_CS. VMSSEL pins must be set to floating.OPAMPx\_CS. VPSSEL or OPAMPx\_CS. VPSEL select positive input. The positive input can be connected to an external pin, which can be either an output port for another OPAMP or a resistive network. Set OPAMPx\_CS. PGAGAN to gain selection. The output of an OPAMP can be onnected to the input to another OPAMP or a resistive network.

OPAMP's VM input pin can be used as a normal GPIO.






Figure 20-4 Internal Gain Mode

## 20.2.4 Programming Gain Amplifier (PGA) Mode with Filtering

In this mode, the amplification voltage is adjustable, supporting gains of 2/4/8/16/32, and the OPAMPx\_CS.VPSSEL or OPAMAPx\_CS.VPSEL is set to be connected to the external pin, and the negative terminal of OPAMP can be connected to components such as capacitors.




Figure 20-5 Internal Gain Mode with Filtering



#### 20.2.5 OPAMP Calibration

The chip has been calibrated before delivery. Users can calibrate the chip again according to the actual environment.

## 20.2.6 OPAMP Independent Write Protection

By configuring the OPAMP\_LOCK register, the write protection of OPAMP can be set independently. Once the write protection is set, the software cannot write to the corresponding OPAMP register. Only after the chip is reset, the write protection can be cancelled.

## **20.2.7 OPAMP TIMER Controls The Switching Mode**

In some applications, the input switching of the OPAMP can be performed through TIMx\_CC6.TIM1\_CC6 controls the input switching between OPAMP1 and OPAMP2. OPAMP2 can also accept control input switching from TIM8 CC6.

When TIM1\_CC6 is high, OPAMP1 and OPAMP2 select the port configured by VPSSEL/VMSSEL as inputs, otherwise, they use VPSEL/VMSEL. When TIM8\_CC6 is high, OPAMP2 selects the port configured by VPSSEL/VMSSEL as input, otherwise VPSEL/VMSEL is used.

Set OPAMP\_CS.TCMEN to 1 to enable the automatic input switching. The process for configuring the automatic switching is as follows:

- Enable automatic switching function OPAMP CS.TCMEN(2 OPAMP independent control)
- Configure OPAMP2 CS.TIMSRCSEL select TIM1 CC6 or TIM8 CC6
- Configured MUX configuration from the two conversion(VPSEL, VMSEL, VPSSEL, VMSSEL)
- Start OPAMP and TIM

## 20.3 OPAMP Register

# **20.3.1 OPAMP Register Overview**

**Table 20-1 OPAMP Register Overview** 

Offse	t Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0001	OPAMP_CS1					Rese	erved						VPSSEL[2:0]		10.11 TESSAV	v MSSEL[1:0]	TCMEN	RANGE	CALOUT	TSTREF	Reserved	CALON		VPSEL[2:0]		10.11 TEMA	viviser[1:0]		PGAGAN[2:0]		MODEI1-01	MOD[1:0]	EN
	Reset Value											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0101	OPAMP_CS2			R	eserve	ed			TIMSRCSEL	-	Keserved		VPSSEL[2:0]		[0:1] [3SPV	VMSSEL[1:0]	TCMEN	RANGE	CALOUT	TSTREF	Reserved	CALON		VPSEL[2:0]		10.17 TOWN	v MSEL[1:0]		PGAGAN[2:0]		MODEL-01	MOD[1:0]	EN
	Reset Value								0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	61	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
020h	OPAMP_LOCK															Rese	rved															OPAMP2LK	OPAMP1LK
	Reset Value																															0	0

# 20.3.2 OPAMP Control Status Register (OPAMP1\_CS)

Offset address: 0x00

31									22	21		19	18	17	16
				Rese	rved						VPSSEL		VMS	SSEL	TCMEN
15	14	13	12	11	10		8	7	6	5	rw	3	2 r	w 1	rw 0
RANGE	CALOUT	TSTREF	Reserved	CALON		VPSEL		VM	SEL		PGAGAN		М	DD	EN
rw	r	rw		rw		rw		r	N		rw		r	W	rw


Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained.
21:19	VPSSEL[2:0]	OPAMP non-inverted input secondary selection
		000: VP0 (PA1);
		001: VP1 (PA5);
		010: VP2 good-sized dining room (PA4);
		011: VP3 (PA7);
		Others: VP4(NC).
18:17	VMSSEL[1:0]	OPAMP inverted input secondary selection
		00: VM0 (PA3);
		01: VM1 (PC5);
		10: VM2 (NC);
		11: VM float (for internal PGA(no filter) mode and follow mode).
16	TCMEN	The Timer Controlled Mux mode is enabled.
		This bit is set or cleared by the software to control the automatic switching of primary
		and secondary inputs (VPSEL,VMSEL and VPSSEL,VMSSEL).
		TIM1_CC6 Automatically switches between OPAMP1 and OPAMP2.
		0: the automatic switchover is disabled.
		1: Automatic switchover is allowed.
15	RANGE	OPAMP Operational Amplifier Power supply range.
		0: low voltage range (VDDA < 2.4V);
		1: high voltage range.
14	CALOUT	OPAMP Operation amplifier Calibration Output
		When this signal switches, the offset during calibration mode is calibrated.
13	TSTREF	Reserved, the reset value must be maintained.



Bit Field	Name	Description
12	Reserved	Reserved, the reset value must be maintained.
11	CALON	Calibration mode enabled
		0: Normal mode;
		1: Calibration mode.
10:8	VPSEL[2:0]	OPAMP non-inverted input selection
		000: VP0 (PA1);
		001: VP1 (PA5);
		010: VP2 good-sized dining room (PA4);
		011: VP3 (PA7);
		Others: VP4(NC).
7:6	VMSEL[1:0]	OPAMP inverted input selection
		00: VM0 (PA3);
		01: VM1 (PC5);
		10: VM2 (NC);
		11: VM float (for internal PGA(no Filter )mode and follow mode).
5:3	PGAGAN[2:0]	Operational Amplifier Programmable amplifier Gain Value
		000: internal PGA gain 2;
		001: Internal PGA gain 4;
		010: Internal PGA gain 8;
		011: Internal PGA gain 16;
		100: internal PGA gain 32;
		Others: Internal PGA gain 2.
2:1	MOD[1:0]	Operational Amplifier PGA Mode
		0x: external amplification mode;
		10: Enable internal PGA.
		11: Internal follow mode.
0	EN	Operational amplifier Enable
		0: disable;
		1: enable.

# 20.3.3 OPAMP Control Status Register (OPAMP2\_CS)

Offset address: 0x10






Bit Field	Name	Description
31:25	Reserved	Reserved, the reset value must be maintained.
24	TIMSRCSEL	Primary/secondary input port switch clock source selection
		Zero: TIM1_CC6;
		1: TIM8_CC6.
23:22	Reserved	Reserved, the reset value must be maintained
21:19	VPSSEL[2:0]	OPAMP non-inverted input secondary selection
		000: VP0 (PA7);
		001: VP1 good-sized dining room (PA4);
		010: VP2 (PB14);
		011: VP3 (PD13);
		Others:(NC).
18:17	VMSSEL[1:0]	OPAMP inverted input secondary selection
		00: VM0 (PC5);
		01: VM1 (PB0);
		10: VM2 (PA5);
		11: VM float (for internal PGA (no filter ) mode and follow mode).
16	TCMEN	The Timer Controlled Mux mode is enabled.
		This bit is set or cleared by the software to control the automatic switching of primary
		and secondary inputs (VPSEL,VMSEL and VPSSEL,VMSSEL).
		TIM1_CC6 Automatically switches between OPAMP1 and OPAMP2.
		0: the automatic switchover is disabled.
		1: Automatic switchover is allowed.
15	RANGE	OPAMP Operational Amplifier Power supply range.
		0: low voltage range (VDDA < 2.4V);
		1: high voltage range.
14	CALOUT	OPAMP Operation amplifier Calibration Output
		When this signal switches, the offset during calibration mode is calibrated.
13	TSTREF	Reserved, the reset value must be maintained.
12	Reserved	Reserved, the reset value must be maintained.
11	CALON	Calibration Mode Enabled
		0: normal mode.
		1: calibration mode.
10:8	VPSEL[2:0]	OPAMP non-inverted input selection
		000: VP0 (PA7);
		001: VP1 good-sized dining room (PA4);
		010: VP2 (PB14);
		011: VP3 (PD13);
		Others :(NC).
7:6	VMSEL[1:0]	OPAMP inverted input selection
		00: VM0 (PC5);
		01: VM1 (PB0);



Bit Field	Name	Description
		10: VM2 (PA5);
		11: VM float (for internal PGA(no filter) mode and follow mode).
5:3	PGAGAN[2:0]	Operational Amplifier Programmable amplifier Gain Value
		000: internal PGA gain 2;
		001: Internal PGA gain 4;
		010: Internal PGA gain 8;
		011: Internal PGA gain 16;
		100: internal PGA gain 32;
		Others: Internal PGA gain 2.
2:1	MOD[1:0]	Operational Amplifier PGA Mode
		0x: external amplification mode;
		10: Enable internal PGA.
		11: Internal follow mode.
0	EN	Operational amplifier Enable
		0: disability;
		1: enable.

# 20.3.4 OPAMP Lock Register (OPAMP\_LOCK)

Offset address: 0x20



Bit Field	Name	Description					
31:2	Reserved	Reserved, the reset value must be maintained					
1	OPAMP2LK	OPAMP2 Lock (OPAMP2 lock bit)					
		After the reset, this bit can be written only once					
		OPAMP2 register can read and write;					
		1: The OPAMP2 register is read-only.					
0	OPAMP1LK	With OPAMP2LK.					



## 21 Liquid Crystal Display Controller (LCD)

#### 21.1 Introduction

The LCD controller is suitable for monochrome passive Segment LCD, with a maximum of 8 common terminals (COM) and 44 Segment terminals (SEG), the specific number of terminals depends on the package of pin, refer to the data manual for details. The Segment LCD consists of a number of segments that can be turned on or off. Each segment contains a layer of liquid crystal molecules aligned between the two electrodes. The corresponding segment is visible when a voltage greater than the threshold voltage is applied to the liquid crystal. To avoid electrophoretic effects in the liquid crystal, the segment voltage must be AC.

The LCD controller can work in low power mode except STANDBY mode.

#### 21.2 Main Features

- Frame rate is configurable.
- Duty cycle is configurable: static, 1/2, 1/3, 1/4 and 1/8 duty cycle are supported.
- Voltage bias can be configured: static, 1/2, 1/3 and 1/4 bias are supported.
- Double buffering mechanism allows the user to update the data (pixel active/inactive information) in the display memory registers at any time.
- LCD power supply optional: add power supply from V<sub>LCD</sub> pin (you can also connect V<sub>LCD</sub> directly to VDD);
   Use a built-in DC-DC step-up converter (external 1μF capacitor is required).
- LCD clock source Optional: HSE/32, LSI, or LSE
- Two contrast control methods: adjust dead time of up to 7 phase cycles between frames; adjust V<sub>LCD</sub> in V<sub>LCDmin</sub>~
   V<sub>LCDmax</sub> range (when using internal step-up converter only).
- Built-in resistor network is used to generate LCD intermediate voltage, which can be configured by software to match the capacitive load of LCD panel.
- Built-in voltage output buffer
- It can be displayed in SLEEP, LOW-POWER RUN, LOW-POWER SLEEP, and STOP2 modes. It can also be
  disabled in these modes for lower POWER consumption.
- Built-in phase inversion reduces electromagnetic interference (EMI) and power consumption.
- Support blink function: 1, 2, 3, 4, 8 or all pixels can blink at the specified frequency (0.5Hz, 1Hz, 2Hz or 4Hz)
- Pins used for SEG and COM functions should be configured with the appropriate AFIO.



# 21.3 Functional Block Diagram

APB interface Frequency generator HSE/32 **LCD RAM** RTCSEL[1:0] LCDCLK PRES[3:0] Divide by 1 to 32768 8 to 1 MUX ck\_pres DIV[3:0] Divide by 16 to 31 ck\_div Segment driver SEG[43:0] VSEL Common **LCDEN** Voltage COM[7:4] driver generator Interrupt HDEN and CONTRAST[2:0] Contrast SEG[43:40] controller BIAS[1:0] COM SEG multiplexing SEG[31:28] SEG[43:40] COM[3:0] SEG[39:0] I/O Ports Analog Switch Array COM0~COM7 SEG0~SEG43

Figure 21-1 LCD Controller Block Diagram



## 21.4 Functional Description

The LCD controller provides a fully configurable interface to support various monochrome passive LCD displays, with flexible configuration of frame frequency. Each COM has same waveforms, but different phases. The number of COM ports depends on the duty cycle configuration, with the same waveform in a frame, but only one COM is active in each phase. LCD controllers support a variety of bias and duty cycles for a wide range of display features.

Optical contrast is the difference between the transparency of the on and off segments, that is, contrast can be defined as the difference between the RMS voltage of the on and off segments:

Optical contrast = [ V\_on(rms)- V\_off(rms)]

Contrast also depends on the difference between the on voltage  $V_{on}(rms)$  and the threshold voltage  $V_{th}$ .

Where  $V_{on}(rms)$  and  $V_{off}(rms)$  are related to the duty cycle used to drive the display. As the number of COM terminals required to drive the LCD increases, the gap between  $V_{on}(rms)$  and  $V_{off}(rms)$  increases and the contrast decreases. In addition, for higher  $V_{LCD}$ , higher bias levels should be used to better separate  $V_{on}(rms)$  from  $V_{off}(rms)$  for better contrast.

Note: LCDCLK is the same as RTCCLK, please refer to the description of RTC/LCD clock in the RCC section.

## 21.4.1 Frequency Generator

The frequency generator consists of a prescaler and a 16 to 31 clock divider.Configure LCD\_FCTRL.PRES[3:0] to select LCDCLK divided by 2<sup>PRES[3:0]</sup>.Configure LCD\_FCTRL.DIV[3:0] and divide the clock further by 16 to 31 for better frequency division.

The output clock frequency  $f_{ck\_div}$  of the frequency generator is the time base for the entire LCD controller. The  $f_{ck\_div}$  is the LCD phase frequency, not the frame frequency (they are only equal in the static duty cycle case). Frame frequency ( $f_{frame}$ ) is through  $f_{ck\_div}$  divided by the number of effective COM terminals (or multiplied by duty cycle).

Frequency generator input clock frequency f<sub>LCDCLK</sub> and its output clock frequency f<sub>ck div</sub> relationship:

$$f_{ck\_div} = \frac{f_{LCDCLK}}{2^{PRES} \times (\textit{DIV} + 16)}$$

Output clock frequency  $f_{ck\ div}$  and the frame frequency  $f_{frame}$  relationship:

$$f_{frame} = f_{ck div} \times Duty$$

By controlling LCD\_FCTRL.BLINKF[2:0](configurable to 0,1,2...7), blink frequency in the range of 0.5Hz, 1Hz, 2Hz or 4Hz.Output clock frequency f<sub>ck div</sub> and blink frequency F<sub>BLINK</sub> relationship:

$$f_{BLINK} = f_{ck\_div}/2^{(3+BLINKF)}$$

Example of frame frequency calculation is shown in the following table:

**Table 21-1 Frame Rate Calculation Example** 

LCDCLK	PRES[3:0] DIV[3:0] Ratio Duty		Duty	f <sub>frame</sub>	
32.768kHz	3	1	136	1/8	30.12Hz
32.768kHz	4	1	272	1/4	30.12Hz



32.768kHz	4	6	352	1/3	31.03Hz
32.768kHz	5	1	544	1/2	30.12Hz
32.768kHz	6	1	1088	static	30.12Hz
32.768kHz	1	4	40	1/8	102.4Hz
32.768kHz	2	4	80	1/4	102.4Hz
32.768kHz	2	11	108	1/3	101.14Hz
32.768kHz	3	4	160	1/2	102.4Hz
32.768kHz	4	4	320	static	102.4Hz
1.00MHz	6	3	1216	1/8	102.8Hz
1.00MHz	7	3	2432	1/4	102.8Hz
1.00MHz	7	10	3328	1/3	100.16Hz
1.00MHz	8	3	4864	1/2	102.8Hz
1.00MHz	9	3	9728	static	102.8Hz

Note: in order to achieve low power consumption and high refresh rate, the frame frequency range must be within 40Hz to 100Hz.

## 21.4.2 Common End Driver

#### 21.4.2.1 COM Signal Bias

Bias is the number of voltage levels used to drive the LCD. Select COM signal bias by LCD CTRL.BIAS[1:0], which can be configured as 1/2 bias, 1/3 bias, and 1/4 bias.

COM[n] is active at n phase, and COM pin is driven to V<sub>LCD</sub> on odd frames and to VSS on even frames.COM[n] is inactive in other phases, so at 1/3 or 1/4 bias: COM pin is driven to 1/3 or 1/4 V<sub>LCD</sub> on odd frames and to 2/3 or 3/4  $V_{\rm LCD}$  on even frames; at 1/2 bias: both odd and even frames are always driven to 1/2  $V_{\rm LCD}$ .

When COM and SEG corresponding to a pixel are both active at the same phase, the voltage difference between COM and SEG is maximum and the pixel is activated. As shown in Figure 21-2, electromagnetic interference is reduced by phase inversion and the average voltage is  $1/2 V_{LCD}$  at the end of each odd period.



odd frame even frame Phase Phase Phase Phase Phase Phase Phase Phase 0 \_3 \_ VLCD 2/3VLCD **SEG** 1/3VLCD  $V_{SS}$ Active Inactive Inactive Active Inactive Inactive Active Active VLCD 2/3VLCD **COM** 1/3VLCD Vss Inactive Inactive Active Inactive Active Inactive Inactive Inactive

Figure 21-2 Odd-even Frames Example(1/4 duty cycle, 1/3 bias)

### 21.4.2.2 COM Signal Duty Cycle

Duty cycle is 1/ (the number of common terminals on the LCD display). Select COM signal duty by LCD\_CTRL.DUTY[2:0], which can be configured as static duty, 1/2 duty, 1/3 duty, 1/4 duty, and 1/8 duty. For example, if 1/4 duty cycle is selected and a total of four COMs are available, then there are four phases in a frame, where COM[0] is active during phase 0, COM[1] is active during phase 1, COM[2] is active during phase 2, and COM[3] is active during phase 3.

When static duty cycle is selected, COM[0] is always active, whereas COM[7:1] is not used and is driven to VSS, with only one phase in each frame, so  $f_{frame}$  is equal to  $f_{LCD}$ . At this time, SEG and COM only have two voltage levels,  $V_{LCD}$  and VSS. If the voltage difference between the corresponding SEG terminal and COM terminal is 0, the pixel is inactive; otherwise, the pixel is active and the LCD has the maximum contrast. As shown in Figure 21-3, pixel 0 is active while pixel 1 is inactive.

When the LCD\_CTRL.LCDEN bit is disabled, all COM is pulled to VSS and the LCD\_STS.ENSTS flag becomes 0.






Figure 21-3 Static Duty Cycle Example

#### 21.4.2.3 Eight to One Multiplexer Selector

When COM[0] is activated, the COM driver module drives an eight-to-one multiplexer (refer to the LCD controller block diagram in Figure 21-1) to select the first two RAM registers data as the current display content. When COM[7] is active, the output of the eight-to-one multiplexer is the last two RAM registers data.

## 21.4.3 Segment Driver

If pixel n is active, In 0 phase of odd frames, the SEG[n] pin is driven to VSS; In 0 phase of even frames, the SEG[n] pin is driven to V<sub>LCD</sub>.

If pixel n is inactive, the SEG[n] pin is driven to 2/3 (2/4)  $V_{LCD}$  in odd frames and to 1/3 (2/4)  $V_{LCD}$  in even frames; if bias is 1/2, the SEG[n] pin is driven to  $V_{LCD}$  in odd frames and to VSS in even frames.

When the LCD\_CTRL.LCDEN bit is disabled, all SEG ports are pulled down to VSS.

Below figure shows the waveform with different duty cycles and bias



Figure 21-4 1/2 Duty Cycle, 1/2 Bias






Figure 21-5 1/3 Duty Cycle, 1/3 Bias







Figure 21-6 1/4 Duty Cycle, 1/3 Bias








Figure 21-7 1/8 Duty Cycle, 1/4 Bias

#### 21.4.3.1 Blink Function

The blink function of the SEG driver causes some pixels to blink continuously at a specific frequency. Blink mode is configured with LCD\_FCTR.BLINK [1:0] bit to make up to 1, 2, 4, 8 or all pixels blink. Configure the blink frequency through LCD\_FCTRL.BLINKF[2:0] bits and divide  $f_{ck\_div}$ . Table 21-2 lists configuration examples for different blink frequencies.

0.25Hz

N/A

0.5Hz

0.25Hz



DI DIMEIO OI			ck_div(LCDCLK = 32.768kHz)						
BLINKF[2:0]		32Hz	64Hz	128Hz	256Hz				
0	0	0	4.0Hz	N/A	N/A	N/A			
0	0	1	2Hz	4.0Hz	N/A	N/A			
0	1	0	1Hz	2Hz	4.0Hz	N/A			
0	1	1	0.5Hz	1Hz	2Hz	4.0Hz			
1	0	0	0.25Hz	0.5Hz	1Hz	2Hz			
1	0	1	N/A	0.25Hz	0.5Hz	1Hz			

N/A

N/A

N/A

N/A

Table 21-2 Blink Frequency Configure Example

### 21.4.4 Voltage Generator and Contrast Control

0

### 21.4.4.1 Power supply selection

1

1

Configure LCD power from internal step-up converter or external voltage through LCD\_CTRL.VSEL. When internal step-up converter is selected, the contrast ratio can be controlled in the range of  $V_{LCDmin}$  to  $V_{LCDmax}$  through LCD\_FCTRL.CONTRAST[2:0] bits, and the new value of  $V_{LCD}$  takes effect at the beginning of a new frame; when external power supply is selected, the internal step-up converter is disabled to reduce power consumption, and the  $V_{LCD}$  voltage must be controlled within the range of  $V_{LCDmin}$  to  $V_{LCDmax}$ . At this time, the contrast ratio can be controlled by adjusting the dead time between frames.

When the LCD controller is disabled, configure as follows:

When using the internal step-up converter, you need to set LCD\_CTRL.VSEL = 0, wait for  $C_{EXT}$  to charge ( $C_{EXT}$  is connected to the  $V_{LCD}$  pin, about 2 ms for  $C_{EXT} = 1 \mu F$ ), and then enable the LCD\_CTRL.LCDEN bit to enable the LCD controller.

When using the LCD external power supply, you need to set LCD\_CTRL.VSEL = 1, then enable the LCD CTRL.LCDEN bit to enable the LCD controller.

#### 21.4.4.2 Drive selection

The LCD voltage generator generates an intermediate voltage between  $V_{LCD}$  and VSS through an internal resistor divider network, as shown in Figure 21-8.

There are two resistor networks inside the LCD driver, respectively using a low-value resistor  $R_L$  and a high-value resistor  $R_H$  to increase the drive current or reduce static power consumption.

For LCD CTRL.LCDEN bit:

If the LCD\_CTRL.LCDEN bit is set, the LCDEN switch in the block diagram is closed; when the LCD\_CTRL.LCDEN bit is cleared, the LCDEN switch in the block diagram is opened in the end of the even frame to avoid intermediate voltages different from VSS in the odd-even frame.

For LCD FCTRL.PULSEON[2:0] bits:

LCD FCTRL.PULSEON[2:0] configures the time that R<sub>L</sub> is enabled by the HDEN switch when the COM and SEG



levels change. The shorter the driving time, the lower the power consumption, but the display with high internal resistance needs a longer driving time to obtain a good contrast ratio.

#### For LCD FCTRL.HDEN bit:

If the LCD\_FCTRL.HDEN bit and the LCD\_FCTRL.PULSEON[2:0] bit are cleared, the HDEN switch is opened; if the LCD\_FCTRL.HDEN bit is cleared and the LCD\_FCTRL.PULSEON[2:0] bit is not 0, the HDEN switch closed during the number of pulses defined in the LCD\_FCTRL.PULSEON[2:0] bits; if the HDEN bit in the LCD\_FCTRL register is 1, the HDEN switch is always closed.

 $R_{LN}$  and  $R_{HN}$  represent the low value resistor divider network and high value resistor divider network respectively,  $R_{LN}$  can always be turned on by LCD\_FCTRL.HDEN bit.




Figure 21-8 LCD Drive Voltage Control



#### 21.4.4.3 Voltage buffer mode

When the LCD\_CTRL.BUFEN bit is configured (configured when LCD\_CTRL.LCDEN is disabled) to enable the voltage output buffer, the high-value resistor network  $R_{\rm HN}$  generates an intermediate voltage to reduce power consumption, and the low-value resistor network  $R_{\rm LN}$  is automatically disabled(ignore LCD\_FCTRL.HDEN bit or LCD\_FCTRL.PULSEON bit configuration). After the LCD\_CTRL.LCDEN bit is set, the LCD\_STS.RDY bit is automatically set after the voltage level stabilizes, and the LCD controller starts to work.

Since the buffer prevents the LCD capacitive load from directly loading the resistive network and interfering with its voltage generation, the LCD drive capability is improved and the intermediate voltage is more stable, thereby increasing the rms voltage applied to the LCD pixels.

#### 21.4.4.4 Dead time

Contrast can be controlled by setting the LCD\_FCTR.DEAD[2:0] bit between frames.COM and SEG ports are set to VSS during dead time.




Figure 21-9 Dead Time

## 21.4.5 Double Buffer Display

The LCD controller has built-in double buffer memory to ensure the consistency of display information without the need to use interrupt synchronization to control the modification of LCD\_RAM. The application program can access the first buffer LCD\_RAM through the APB interface. After modifying LCD\_RAM, the software sets the LCD\_STS.UDR flag, and the hardware copies the information to be updated to the second buffer LCD\_DISPLAY. The update operation is synchronized with the frame (at the start of the next frame) until the update is complete, while LCD\_RAM write is protected and the LCD\_STS.UDR flag remains set. When the update is complete, LCD\_STS.UDD is automatically set. If the LCD\_FCTR.UDDIE bit is enabled, an interrupt will occur. Update operations take at most two frames time. Update operations are not performed until LCD\_CTRL.LCDEN=1 (LCD\_STS.UDR =1 and LCD\_STS.UDD =0).

## 21.4.6 COM and SEG Multiplexing

All output pins include: SEG[43:0] and COM[3:0].

LCD\_CTRL.DUTY[2:0] automatically selects the number of SEG pins. In static, 1/2, 1/3 and 1/4 duty cycle modes, a maximum of 44 SEG pins and 1, 2, 3 and 4 COM pins are available. In 1/8 duty cycle mode, there are up to 40 SEG pins, and SEG[43:40] can be used as COM[7:4].



If the duty cycle mode is not 1/8 and the device has few external pins, you can set the LCD\_CTRL.MUXSEG bit to remap 4 SEG pins. When LCD\_CTRL.MUXSEG=1, the output pin SEG[43:40] has the same function as SEG[31:28], while the original SEG[31:28] pin is unavailable.

The relationship between COM and SEG functions and duty cycle and pin remapping configuration is shown in Table 21-3.

Table 21-3 COM and SEG Pins Mapping Table

Configure bits		SI	EG × CO	OM	MCII	LCD module function					
DUTY MUXSEG		48 PIN	64PIN	80 PIN	MCU output pins	(3)					
					SEG[43:40]/ COM[7:4]	COM[7:4]					
					COM[3:0]	COM[3:0]					
1/8	0/1			40×8	SEG[39:32]	SEG[39:32]					
					SEG[31:28]	SEG[31:28]					
					SEG[27:0]	SEG[27:0]					
					SEG[43:40]/ COM[7:4]	COM[7:4] (2)					
					COM[3:0]	COM[3:0]					
1/8(2)	0/1(2)		30×8 <sup>(2)</sup>		SEG[32], SEG[35]	SEG[32], SEG[35]					
					SEG[31:28]	Not available					
					SEG[27:0]	SEG[27:0]					
					SEG[43:40]/ COM[7:4]	SEG[43:40]					
					COM[3:0]	COM[3:0]					
	0							_ 44×4	44×4	SEG[39:32]	SEG[39:32]
					SEG[31:28]	SEG[31:28]					
					SEG[27:0]	SEG[27:0]					
1/4					SEG[43:40]/ COM[7:4]	SEG[31:28]					
							COM[3:0]	COM[3:0]			
	1			40×4	SEG[39:32]	SEG[39:32]					
					SEG[31:28]	Not used					
					SEG[27:0]	SEG[27:0]					
						Not available <sup>(1)</sup>					
					SEG[43:40]/ COM[7:4]	SEG[43:40] (2)					
					COM[3:0]	COM[3:0]					
	0		34×4		SEG[32], SEG[35]	SEG[32], SEG[35]					
					GEG[24 20]	SEG[31:28] (1)					
					SEG[31:28]	Not available <sup>(2)</sup>					
1/4					SEG[27:0]	SEG[27:0]					
					GEGIA 401/ GOVER 41	Not available <sup>(1)</sup>					
					SEG[43:40]/ COM[7:4]	SEG[31:28] (2)					
	1		30× 4 <sup>(1)</sup>		COM[3:0]	COM[3:0]					
	1		34× 4 <sup>(2)</sup>		SEG[32], SEG[35]	SEG[32], SEG[35]					
					GEG[21 20]	Not used <sup>(1)</sup>					
					SEG[31:28]	Not available <sup>(2)</sup>					



Conf	ïgure bits	SI	EG × CO	OM	MCII outrant aire	LCD module function
DUTY			64PIN	80 PIN	MCU output pins	(3)
					SEG[27:0]	SEG[27:0]
					SEG[43:40]/ COM[7:4]	Not available
					COM[3:0]	COM[3:0]
	0/1	20×4			SEG[32], SEG[35]	SEG[32], SEG[35]
					SEG[31:28]	Not available
					SEG[17:0]	SEG[17:0]
					SEG[43:40]/ COM[7:4]	SEG[43:40]
					COM[3]	Not used
				442	COM[2:0]	COM[2:0]
1/3	0			44×3	SEG[39:32]	SEG[39:32]
					SEG[31:28]	SEG[31:28]
					SEG[27:0]	SEG[27:0]
1/3					SEG[43:40]/ COM[7:4]	SEG[31:28]
					COM[3]	Not used
	1			40.0	COM[2:0]	COM[2:0]
				40×3	SEG[39:32]	SEG[39:32]
					SEG[31:28]	Not used
					SEG[27:0]	SEG[27:0]
						Not available <sup>(1)</sup>
					SEG[43:40]/ COM[7:4]	SEG[43:40] (2)
					COM[3]	Not used
					COM[2:0]	COM[2:0]
	0		34×3		SEG[32], SEG[35]	SEG[32], SEG[35]
						SEG[31:28] (1)
					SEG[31:28]	Not available <sup>(2)</sup>
					SEG[27:0]	SEG[27:0]
						Not available <sup>(1)</sup>
					SEG[43:40]/ COM[7:4]	SEG[31:28] (2)
4 /0					COM[3]	Not used
1/3			30× 3 <sup>(1)</sup>		COM[2:0]	COM[2:0]
	1		34× 3 <sup>(2)</sup>		SEG[32], SEG[35]	SEG[32], SEG[35]
					GEG[21 20]	Not used <sup>(1)</sup>
					SEG[31:28]	Not available <sup>(2)</sup>
					SEG[27:0]	SEG[27:0]
					SEG[43:40]/ COM[7:4]	Not available
					COM[3]	Not used
	0/1	20112			COM[2:0]	COM[2:0]
	0/1	20×3			SEG[32], SEG[35]	SEG[32], SEG[35]
					SEG[31:28]	Not available
					SEG[17:0]	SEG[17:0]



Configure bits		SI	EG × C	OM	MOU. A. A	LCD module function
DUTY	1		64PIN	80 PIN	MCU output pins	(3)
					SEG[43:40]/ COM[7:4]	SEG[43:40]
					COM[3:2]	Not used
				11. 2	COM[1:0]	COM[1:0]
	0			44×2	SEG[39:32]	SEG[39:32]
					SEG[31:28]	SEG[31:28]
1/2					SEG[27:0]	SEG[27:0]
1/2					SEG[43:40]/ COM[7:4]	SEG[31:28]
					COM[3:2]	Not used
					COM[1:0]	COM[1:0]
	1			40×2	SEG[39:32]	SEG[39:32]
					SEG[31:28]	Not used
					SEG[27:0]	SEG[27:0]
						Not available <sup>(1)</sup>
					SEG[43:40]/ COM[7:4]	SEG[43:40] (2)
					COM[3:2]	Not used
					COM[1:0]	COM[1:0]
	0		34×2		SEG[32], SEG[35]	SEG[32], SEG[35]
						SEG[31:28] <sup>(1)</sup>
					SEG[31:28]	Not available <sup>(2)</sup>
					SEG[27:0]	SEG[27:0]
					GEGGG 401/ GOV (FE 41)	Not available <sup>(1)</sup>
					SEG[43:40]/ COM[7:4]	SEG[31:28] (2)
1.10					COM[3:2]	Not used
1/2			30×2 <sup>(1)</sup>		COM[1:0]	COM[1:0]
	1		34×2 <sup>(2)</sup>		SEG[32], SEG[35]	SEG[32], SEG[35]
					SEC[21,20]	Not used <sup>(1)</sup>
					SEG[31:28]	Not available <sup>(2)</sup>
					SEG[27:0]	SEG[27:0]
					SEG[43:40]/ COM[7:4]	Not available
					COM[3:2]	Not used
	0/1	20.42			COM[1:0]	COM[1:0]
	0/1	20×2			SEG[32], SEG[35]	SEG[32], SEG[35]
					SEG[31:28]	Not available
					SEG[17:0]	SEG[17:0]
					SEG[43:40]/ COM[7:4]	SEG[43:40]
					COM[3:1]	Not used
CTATIC				445.1	COM[0]	COM[0]
STATIC	0			44×1	SEG[39:32]	SEG[39:32]
					SEG[31:28]	SEG[31:28]
					SEG[27:0]	SEG[27:0]



Confi	gure bits	SE	CG × CO	OM	MCH	LCD module function
DUTY	MUXSEG	48 PIN	64PIN	80 PIN	MCU output pins	(3)
	S		SEG[43:40]/ COM[7:4]	SEG[31:28]		
					COM[3:1]	Not used
				401	COM[0]	COM[0]
	1			40×1	SEG[39:32]	SEG[39:32]
					SEG[31:28]	Not used
					SEG[27:0]	SEG[27:0]
					GEG[42 40]/ COM[7 4]	Not available <sup>(1)</sup>
					SEG[43:40]/ COM[7:4]	SEG[43:40] (2)
					COM[3:1]	Not used
	0		24.41		COM[0]	COM[0]
	0 — 34×1 —		SEG[32], SEG[35]	SEG[32], SEG[35]		
					GEG[21 20]	SEG[31:28] (1)
					SEG[31:28]	Not available <sup>(2)</sup>
					SEG[27:0]	SEG[27:0]
					CEC[42,40]/ COM[7,4]	Not available <sup>(1)</sup>
					SEG[43:40]/ COM[7:4]	SEG[31:28] (2)
CTATIC					COM[3:1]	Not used
STATIC	1		30×1 <sup>(1)</sup>		COM[0]	COM[0]
	1		34×1 <sup>(2)</sup>		SEG[32], SEG[35]	SEG[32], SEG[35]
					GEG[21 20]	Not used <sup>(1)</sup>
					SEG[31:28]	Not available <sup>(2)</sup>
					SEG[27:0]	SEG[27:0]
					SEG[43:40] /COM[7:4]	Not available
					COM[3:1]	Not used
	0/1	2014			COM[0]	COM[0]
	0/1	20×1			SEG[32], SEG[35]	SEG[32], SEG[35]
					SEG[31:28]	Not available
					SEG[17:0]	SEG[17:0]

<sup>1.</sup> Only applicable to version B chips, that is, the second character in the 8-bit code in the last line of the chip silkscreen is "B". The 64PIN package of version B chip does not support 1/8 duty cycle mode.

- 2. Only applicable to version C chips and above, that is, the second character in the 8-bit code in the last line of the chip silkscreen is not "B".
- 3. Not available: The pin is not lead out in the current package; Not used: The pin is lead out in the current package, but this function is not supported according to the current configuration.

# 21.5 Working Process

LCD controller workflow is as follows:

1. Configure LCD module parameters, clock source, COM/SEG port;



- 2. Write the default data to LCD RAM, and set LCD STS.UDR by software;
- 3. After configuring the frame frequency and contrast, set LCD CTRL.LCDEN to enable the LCD module;
- 4. If you need to adjust the contrast, you can modify LCD\_FCTRL.PRES[3:0], LCD\_FCTRL.DIV[3:0], LCD\_FCTRL.CONTRAST[2:0], LCD\_FCTRL.PULSEON[2:0], LCD\_FCTRL.DEAD[2:0] or LCD\_FCTRL.HDEN bit;
- 5. If you need to modify the display data, you need to judge LCD\_STS.UDR first, if it is 1, you need to wait; if it is 0, you can update the data to LCD\_RAM, and then the software sets LCD\_STS.UDR;
- 6. If you need to modify the blinking pixel and frequency, you can modify LCD\_FCTRL.BLINK[1:0] and LCD\_FCTRL.BLINKF[2:0].

### 21.6 Low Power Mode

The LCD controller can be displayed in STOP2 mode or completely disabled. The following table lists LCD behavior in various low-power modes.

Low power mode	Describe
SLEEP	Available. LCD interrupt triggers the device to exit SLEEP mode.
LOW POWER RUN	Available.
LOW POWER SLEEP	Available. LCD interrupt triggers the device to exit the LOW POWER SLEEP mode.
STOP2	Available. LCD interruption triggers the device to exit STOP2 mode.
STANDBY	Unavailable. LCD peripheral is powered down and must be re-initialized after exiting.

## 21.7 Interrupt Request

LCD interrupt request is as follows:

Interrupt event Flag I		Interrupt enable control bit	Clear flag/interrupt methods		
Start of frame interrupt	LCD_STS.SOF	LCD_FCTRL.SOFIE	LCD_CLR.SOFCLR write 1		
Update display done interrupt	LCD_STS.UDD	LCD_FCTRL.UDDIE	LCD_CLR.UDDCLR write 1		

# 21.8 LCD Controller Register

LCD registers must be read and written by 32 bits

Start address of the LCD controller register is 0x40004000

## 21.8.1 LCD Controller Register Overview

Table 21-4 LCD Controller Overview

Offset	Register	31 30 30 30 30 30 30 30 30 30 30 30 30 30	8	7	9	5	4 "	2	1	0
000h	LCD_CTRL	Reserved	BUFEN	MUXSEG	BIAS[1:0]	,	10.CJA4111	-	VSEL	LCDEN
	Reset Value		0	0	0	0	0 0	0	0	0




Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	Ξ	10	6	∞	7	9	5	4	3	2	-	0
004h	LCD_FCTRL			Rese	erved				PR FS[3-0]	foreless r			DIV[3:0]			BI INK [1:0]			BLINKF[2:0]			CONTRAST[2:0]			DEAD[2:0]			PULSEON[2:0]		UDDIE	Reserved	SOFIE	HDEN
	Reset Value							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0
008h	LCD_STS												I	Reser	rved													FCRSF	RDY	UDD	UDR	SOF	ENSTS
	Reset Value																											0	0	0	0	0	0
00Ch	LCD_CLR													]	Resei	rved														UDDCLR	Reserved	SOFCLR	Reserved
	Reset Value		ı			ı		ı							ı								- 1				ı			0		0	
014h	LCD_RAM1_COM0	S31	830	S29	S28	S27	S26	S25	S24	S23	S22	S21	S20	S19	S18	S17	S16	S15	S14	S13	S12	S11	S10	6S	88	S7	9S	SS	S4	S3	S2	S1	SO
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
018h	LCD_RAM2_COM0									]	Reser	ved										S43	S42	S4	S40	839	838	S37	S36	S35	S34	S33	S32
	Reset Value		1		1	1.							_	_		- 1			. 1			0	0	0	0	0	0	0	0	0	0	0	0
01Ch	LCD_RAM1_COM1	S31	830	829	828	S27	S26	S25	S24	S23	S22	S21	S20	S19	S18	S17	S16	S15	S14	S13	S12	S11	S10	89	88	S7	98	SS	S4	S3	S2	S1	SO
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
020h	LCD_RAM2_COM1									]	Reser	ved										S43	S42	S41	S40	839	838	S37	836	S35	S34	S33	S32
	Reset Value		1	1		1				-						1						0	0	0	0	0	0	0	0	0	0	0	0
024h	LCD_RAM1_COM2	S31	830	829	828	S27	S26	S25	S24	S23	S22	S21	S20	S19	S18	S17	S16	S15	S14	S13	S12	SII	S10	89	88	S7	9S	SS	S4	S3	S2	S1	$_{0}$
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
028h	LCD_RAM2_COM2									]	Reser	ved									-	S43	S42	S41	S40	839	838	S37	836	S35	S34	S33	S32
	Reset Value		1	ı		1										-						0	0	0	0	0	0	0	0	0	0	0	0
02Ch	LCD_RAM1_COM3	S31	830	829	828	S27	S26	S25	S24	S23	S22	S21	S20	S19	S18	S17	S16	S15	S14	S13	S12	S11	S10	89	88	S7	98	SS	S4	S3	S2	S1	SO
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
030h	LCD_RAM2_COM3									]	Reser	ved										S43	S42	S41	S40	839	838	S37	836	S35	S34	S33	S32
	Reset Value		1		-								_						. 1			0	0	0	0	0	0	0	0	0	0	0	0
034h	LCD_RAM1_COM4	S31	830	829	828	S27	S26	S25	S24	S23	S22	S21	S20	S19	S18	S17	S16	S15	S14	S13	S12	S11	S10	89	88	S7	98	SS	S4	S3	S2	S1	SO
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
038h	LCD_RAM2_COM4											1	Reser	ved												839	838	S37	S36	S35	S34	S33	S32
	Reset Value		1																				- 1			0	0	0	0	0	0	0	0
03Ch	LCD_RAM1_COM5	S31	830	829	828	S27	S26	S25	S24	S23	S22	S21	S20	S19	S18	S17	S16	S15	S14	S13	S12	S11	S10	89	88	S7	9S	SS	S4	S3	S2	S1	SO
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
040h	LCD_RAM2_COM5											1	Reser	ved												839	838	S37	S36	S35	S34	S33	S32
	Reset Value		1	ı		1				-						1										0	0	0	0	0	0	0	0
044h	LCD_RAM1_COM6	S31	830	829	828	S27	S26	S25	S24	S23	S22	S21	S20	S19	S18	S17	S16	S15	S14	S13	S12	S11	S10	89	88	S7	98	SS	S4	S3	S2	S1	SO
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
048h	LCD_RAM2_COM6											1	Reser	ved												839	838	S37	836	S35	S34	S33	S32
	Reset Value					-					I				, ,		100		1							0	0	0	0	0	0	0	0
04Ch	LCD_RAM1_COM7	S31	830	829	828	S27	S26	S25	S24	S23	S22	S21	S20	819	S18	S17	S16	S15	S14	S13	S12	S11	S10	89	88	S7	9S	S5	S4	S3	S2	S1	SO
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
050h	LCD_RAM2_COM7											1	Reser	ved												6ES	838	S37	S36	S35	S34	S33	S32



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	1	0
	Reset Value																									0	0	0	0	0	0	0	0

# 21.8.2 LCD Control Register (LCD\_CTRL)

Address offset: 0x00



Bit Field	Name	Description
31:9	Reserved	Reserved, the reset value must be maintained.
8	BUFEN	Voltage output buffer enable
		This bit is used to enable or disable high drive capability voltage output.
		0: Disable.
		1: Enable.
7	MUXSEG	Mux segment enable
		This bit is used to enable SEG pin remapping. Four SEG pins can be multiplexed
		with SEG[31:28].
		0: SEG pin remapping is disabled.
		1: SEG[43:40] pin remapping is SEG[31:28], and SEG[31:28] pin is disabled.
		See the COM and SEG pins mapping table.
6:5	BIAS[1:0]	Bias selector
		00:1/2 Bias;
		01:1/3 Bias;
		10:1/4 Bias;
		11: Reserved.
4:2	DUTY[2:0]	Duty selection
		000: static LCD;
		001:1/2 DUTY;
		010:1/3 duty;
		011:1/4 duty;
		100:1/8 duty;
		other: Reserved.
1	VSEL	Voltage source selection
		0: Internal source (voltage step-up converter);
		1: External source (V <sub>LCD</sub> pin).
0	LCDEN	LCD controller enable
		This bit is set/reset by software to enable/disable the LCD controller. Software reset
		will turn off the LCD before the start of the next frame, and all COM and SEG will




Bit Field	Name	Description
		be pulled down to VSS after disable.
		0: Disable.
		1: Enable.

Note: LCD\_CTRL.VSEL, LCD\_CTRL.DUTY, LCD\_CTRL.BIAS, LCD\_CTRL.MUXSEG and LCD\_CTRL.BUFEN are write protected after LCD\_CTRL.LCDEN is enabled. If you want to modify these bits, you must disable the LCD controller first.

# 21.8.3 LCD Frame Control Register (LCD\_FCTRL)

Address offset: 0x04



Bit Field	Name	Description
31:26	Reserved	Reserved, the reset value must be maintained.
25:22	PRES[3:0]	16-bit prescaler
		$ck\_pres = LCDCLK/2^n$
		0000: ck_pres = LCDCLK;
		0001: ck_pres = LCDCLK/2;
		0010: ck_pres = LCDCLK/4;
		1111: ck_pres = LCDCLK/32768.
21:18	DIV[3:0]	DIV clock divider
		$ck\_div = ck\_pres/(16+n)$
		0000: ck_div = ck_pres/16;
		0001: ck_div = ck_pres/17;
		0010: ck_div = ck_pres/18;
		1111: ck_div = ck_pres/31.
17:16	BLINK[1:0]	Blink mode selection
		00: Disable blink;
		01: Enable SEG[0], COM[0] blink (1 pixel);
		10: Enable SEG[0], all COM flashing (up to 8 pixels, depending on duty cycle);
		11: Enable all SEG and COM flashing (all pixels).
15:13	BLINKF[2:0]	Blink frequency selection
		000: ck_div / 8;
		001: ck_div / 16;



Bit Field	Name	Description
		010: ck_div / 32;
		011: ck_div / 64;
		100: ck_div / 128;
		101: ck_div / 256;
		110: ck_div / 512;
		111: ck_div / 1024.
12:10	CONTRAST[2:0]	Contrast control
		These bits specify the maximum V <sub>LCD</sub> voltage (independent of the VDD), which
		ranges from 2.60V to 3.58V.
		000: V <sub>LCD0</sub> (2.6V);
		001: V <sub>LCD1</sub> (2.73V);
		010: V <sub>LCD2</sub> (2.86V);
		011: V <sub>LCD3</sub> (3.01V);
		100: V <sub>LCD4</sub> (3.16V);
		101: V <sub>LCDs</sub> (3.28V);
		110: V <sub>LCD6</sub> (3.42V);
		111: V <sub>LCD7</sub> (3.58V).
9:7	DEAD[2:0]	Dead time duration
		These bits configure the dead time between frames by software. During dead time,
		COM and SEG voltage levels stabilize at 0V, allowing contrast to be reduced without
		modifying the frame rate.
		000: no dead time;
		001: 1 phase period dead time;
		010: 2 phase period dead time;
		011: 3 phase period dead time;
		100: 4 phase period dead time;
		101: 5 phase period dead time;
		110: 6 phase period dead time;
		111: 7 phase period dead time.
6:4	PULSEON[2:0]	Pulse on duration
		This bit configures the pulse duration based on ck_pres.
		000: 0;
		001: 1 / ck_pres;
		010: 2 / ck_pres;
		011: 3 / ck_pres;
		100: 4 / ck_pres;
		101: 5 / ck_pres;
		110: 6 / ck_pres;
		111: 7 / ck_pres.
		Note: Pulse should not exceed half of LCD clock cycle.
3	UDDIE	Update display done interrupt enable
		This bit is set and cleared by the software.




Bit Field	Name	Description
		0: Disable.
		1: Enable.
2	Reserved	Reserved, the reset value must be maintained.
1	SOFIE	Start of frame interrupt enable
		This bit is set and cleared by the software.
		0: Disable.
		1: Enable.
0	HDEN	High Drive Enable (High drive enable)
		This bit enables low resistance voltage divider.
		0: Permanent high drive disabled;
		1: Permanent high drive enabled.
		Note: When HDEN is 1, the LCD_FCTRL.PULSEON bit must be set to 001.

Note: the LCD\_FCTRL register can be modified at any time, and the new configuration takes effect at the start of the next frame (except for the LCD\_FCTRL.UDDIE and LCD\_FCTRL.SOFIE bits, which take effect immediately after modification). When LCD\_CTRL.BUFEN is 1, the low resistance network is automatically disabled, and LCD FCTRL.HDEN and LCD FCTRL.PULSEON configurations are ignored.

## 21.8.4 LCD Status Register (LCD\_STS)

Address offset: 0x08




Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained.
5	FCRSF	LCD frame control register synchronization flag
		Every time the LCD_FCTRL register is updated in the LCDCLK domain, the bit is
		set to 1 by the hardware. When writing to the LCD_FCTRL register, this bit is
		cleared by the hardware.
		0: Not yet synchronized.
		1: Synchronized.
4	RDY	Ready flag (voltage converter ready state)
		This bit is set and cleared by hardware.
		0: Voltage converter is not ready.
		1: Voltage converter is enabled and provides the correct voltage.
3	UDD	Update display done



Bit Field	Name	Description
		The bit is set to 1 by hardware.If LCD_FCTR.UDDIE set to 1, a UDD interrupt is
		generated. The bit is cleared when LCD_CLR.UDDCLR bit is written to 1.Setting
		has a higher priority than clearing.
		0: No event.
		1: Update display request is complete.
2	UDR	Update display request
		After modification LCD_RAM each time, the software must set the UDR bit to 1
		inform the hardware to transfer the updated data to the secondary buffer.
		0: Invalid.
		1: Updates display request.
1	SOF	Start of frame flag
		This bit is set by the hardware at the start of a new frame. If LCD_FCTRL.SOFIE set
		to 1, a SOF interrupt is generated The bit is cleared when LCD_CLR.SOFCLR bit is
		written to 1.Clearing has a higher priority than setting.
		0: No event.
		1: Start of frame event occurred.
0	ENSTS	LCD controller status.
		This bit is set and cleared by hardware.
		0: LCD controller is disabled.
		1: LCD controller is enabled.

# 21.8.5 LCD Clear Register (LCD\_CLR)

Address offset: 0x0C



Bit Field	Name	Description
31:4	Reserved	Reserved, the reset value must be maintained.
3	UDDCLR	Update display done clear
		0: Invalid.
		1: Clears the UDD flag.
2	Reserved	Reserved, the reset value must be maintained.
1	SOFCLR	Start of frame flag clear
		0: Invalid.
		1: Clears the SOF flag.
0	Reserved	Reserved, the reset value must be maintained.



# 21.8.6 LCD Display Memory Register (LCD\_RAM1\_COMx x = 0...7)

Address offset: 0x14 + x\*8

Reset value: 0x0000 0000


	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	S31	S30	S29	S28	S27	S26	S25	S24	S23	S22	S21	S20	S19	S18	S17	S16
	rw 15	rw 14	rw 13	rw 12	rw 11	rw 10	rw 9	rw 8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
	S15	S14	S13	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0
Ī	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:0	Sy	Display memory LCD_RAM1_COMx ( $x = 07$ ) Pixel bits ( $y = 031$ ), each bit
		corresponds to a pixel. The pixel value 1 represents activity, and 0 represents
		inactivity.

# 21.8.7 LCD Display Memory Register (LCD\_RAM2\_COMx x = 0...3)

Offset address: 0x18 + x\*8

Reset value: 0x0000 0000




Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained.
11:0	Sy	Display memory LCD_RAM2_COMx ( $x = 03$ ) Pixel bit ( $y = 011$ ), each bit
		corresponds to a pixel. The pixel value 1 represents activity, and 0 represents
		inactivity.

# 21.8.8 LCD Display Memory Register (LCD\_RAM2\_COMx x = 4...7)

Address offset: 0x18 + x\*8

Reset value: 0x0000 0000







Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7:0	Sy	Display memory LCD_RAM2_COMx ( $x = 47$ ) Pixel bits ( $y = 07$ ), each bit
		corresponds to a pixel. The pixel value 1 represents activity, and 0 represents
		inactivity.



# 22 I<sup>2</sup>C Interface

## 22.1 Introduction

The I<sup>2</sup>C (Inter-Integrated Circuit) bus is a widely used bus structure, it has only two bidirectional lines: thedata bus SDA and clock bus SCL. All devices compatible with I<sup>2</sup>C bus can communicate directly with each other through I<sup>2</sup>C bus with these two lines.

The I<sup>2</sup>C interface connects microcontroller and serial I<sup>2</sup>C bus, which can be used for communication between MCU and external I<sup>2</sup>C devices. It supports standard speed mode and fast mode, with CRC calculation and verification, and supports SMBus (System Management Bus) and PMBus (Power Management Bus), it also provides multi-master function to control all I<sup>2</sup>C bus specific timing, protocol, arbitration. I<sup>2</sup>C interface module also supports DMA mode, which can effectively reduce the burden on the CPU.

## 22.2 Main Features

- Multi-master function: this module can be used as master device or slave device
- I2C master device function:
  - Generate a clock
  - Generate start and stop signals
- I2C slave device function:
  - Programmable address detection
  - The I2C interface supports 7-bit or 10-bit addressing and dual-slave address response capability in 7-bit slave mode
  - Stop bit detection
- Generate and detect 7-bit/10-bit addresses and broadcast calls
- Support different communication speeds
  - Standard speed (up to 100 kHz)
  - Fast (up to 400 kHz)
  - Fast+ (up to 1MHz)
- Status flags:
  - Transmitter/receiver mode flag
  - Byte transfer complete flag
  - I2C bus busy flag
- Error flags:
- Arbitration loss in master mode



- Acknowledge (ACK) fail after address/data transfer
- Error start or stop condition detected
- Overrun or underrun when clock extending is disable
- Two interrupt vectors:
  - 1 interrupt for address/data communication success
  - 1 interrupt for an error
- Optional extend clock function
- DMA of single-byte buffers
- Generation or verification of configurable PEC(Packet error detection)
- In transmit mode, the PEC value can be transmitted as the last byte
- PEC error check for the last received byte
- SMBus 2.0 compatible
  - Timeout delay for 25ms clock low
  - 10ms accumulates low clock extension time of master device
  - 25ms accumulates low clock extension time of slave device
  - PEC generation/verification of hardware with ACK control
  - Support address resolution protocol (ARP)
- Compatible with the PMBus

Note: not all of the above features are included in all products. Please refer to the relevant data manual to confirm the  $I^2C$  functions supported by the product.

# 22.3 Function Description

The I<sup>2</sup>C interface is connected to I<sup>2</sup>C bus through data pin (SDA) and clock pin (SCL) to communicate with external devices. It can be connected to standard (up to 100kHz) or fast (up to 400kHz) or fast<sup>+</sup> (up to 1MHz) I<sup>2</sup>C bus. I<sup>2</sup>C module converts data from serial to parallel when receiving, and converts data from parallel to serial when transmitting. It supports interrupt mode, users can enable or disable interrupt according to their needs.

## 22.3.1 SDA and SCL line control

I<sup>2</sup>C module has two interface lines: serial data line (SDA) and serial clock line (SCL). Devices connected to the bus and exchange information through these two wires. Both SDA and SCL are bidirectional lines connected to positive power supply with a pull-up resistor. When the bus is idle, both lines are high level. The output of device which is connected to the bus must have open drain or open collector to provide wired-AND functionality. The data on I<sup>2</sup>C bus can reach 100 kbit/s in standard mode and 1000 kbit/s in fast mode. Since devices of different processors may be connected to the I<sup>2</sup>C bus, the levels of logic '0' and logic '1' are not fixed and depend on the actual level of VDD.



If the clock stretching is allowed, the SCL line is pulled down which can be avoided the overload error during receiving and the under load error during transmission.

For example, when in the transmission mode, if the transmit data register is empty and the byte transmit end bit is set (I2C\_STS1.TXDATE = 1, I2C\_STS1.BSF = 1), the I<sup>2</sup>C interface keeps the clock line low before transmission to wait for the software to read STS1 and write the data into the data register (both buffer and shift register are empty); when In the receive mode, if the data register is not empty and the byte sending end bit is set (I2C\_STS1.RXDATNE = 1, I2C\_STS1.BSF = 1), the I<sup>2</sup>C interface keeps the clock line low after receiving the data byte, waiting for the software to read STS1, and then read the data register(buffer and shift register are full).

If clock stretching is disable in slave mode, if the receive data register is not empty (I2C\_STS1.RXDATNE = 1) in the receive mode, and the data has not been read before receiving the next byte, an overrun error will issue and the last word byte will be discarded. In transmit mode, if the transmit data register is empty (I2C\_STS1.TXDATE = 1), no new data is written into the data register before the next byte must be sent, an underrun error will issue. The same byte will be send repeatedly. In this case, duplicate write conflicts are not controlled.

## 22.3.2 Software Communication Process

The data transmission of I<sup>2</sup>C device is divided into master and slave. Master is the device responsible for initializing the transmission of data on the bus and generating clock signal. At this time, any addressed device is a slave. Whether the I<sup>2</sup>C device is a master or a slave, it can send or receive data. Therefore, the I2C interface supports four operation modes:

- Slave transmitter mode
- Slave receiver mode
- Master transmitter mode
- Master receiver mode

After system reset, I<sup>2</sup>C works in slave mode by default. The I<sup>2</sup>C interface is configured by software to send a start bit on the bus, and then the interface automatically switches from the slave mode to the master mode. When arbitration is lost or a stop signal is generated, the interface will switched to the slave mode from the master mode.

The block diagram of I<sup>2</sup>C interface is shown in the figure below.






Figure 22-1 I<sup>2</sup>C Functional Block Diagram

Note: in SMBus mode, SMBALERT is an optional signal. If SMBus is disabled, the signal cannot be used

## 22.3.2.1 Start and Stop Conditions

All data transfers always start with the start bit and end with the stop bit. The start and stop conditions are generated by software in the master mode. Start bit is a level conversion from high to low on SDA line when SCL is high. Stop bit is a level transition from low to high on SDA line when SCL is high. as shown in the figure below.




Figure 22-2 I2C Bus Protocol

## 22.3.2.2 Clock Synchronization and Arbitration

The I<sup>2</sup>C module supports multi-master arbitration, which means two masters can initiate an I<sup>2</sup>C START operation

nsing.com.sg

**NSING** 

concurrently when the bus is inactive. So some mechanisms are needed to grant a master the access to the bus. This process is generally named Clock Synchronization and Arbitration.

I<sup>2</sup>C module has two key features:

• SDA and SCL are drain open-drain configurations, and the signal "wire-and" logic is realized through an external pull-up resistor.

SDA and SCL pins will also detect the level on the pin while outputting the signal to check whether the output
is consistent with the previous output. This provides the hardware basis for "Clock Synchronization" and "Bus
Arbitration".

The I<sup>2</sup>C device on the bus is to output logic 0 by "grounding the line". Based on the characteristics of the I<sup>2</sup>C bus, if one device sends logic 0 and the other sends logic 1, then the line sees only logic 0, so there is no possibility of level conflicts on the line.

The physical connection of the bus allows the master to read data while writing data to the bus. In this way, when two masters are competing for the bus, the one that sends logic 0 does not know the occurrence of the competition. Only the one that sends logic 1 will find the conflict (when writing a logic 1, but read 0) and exit the competition.

**Clock synchronization** 

The high-to-low switching of the SCL line causes the devices to begin counting their low-level periods, and once the device's clock goes low, it keeps the SCL line in this state until the high-level of the clock is reached. However, if another clock is still in the low period, the low-to-high switch of this clock will not change the state of the SCL line. Therefore, the SCL line is kept low by the device with the longest low-level period. A device with a short low-level period will enter a high-level wait state.

When all related devices have counted their low-level periods, the clock line is released and goes high-level, after which there is no difference in the state of the device clock and SCL lines, and all devices will begin counting their high-level periods, the device that completes the high-level period first will pull the SCL line low again.

In this way, the low-level period of the generated synchronous SCL clock is determined by the device with the longest low-level clock period, and the high-level period is determined by the device with the shortest high-level clock period.

Arbitration

Arbitration, like synchronization, is to resolve bus control conflicts in the case of multiple masters. The arbitration process has nothing to do with the slave. When the two masters both produce a valid start bit when the bus is idle, in this case, it is necessary to decide which master will complete the data transmission. This is the process of arbitration.

Each master controller does not have the priority level of controlling the bus, which is all determined by arbitration. The bus control is determined and carried out bit by bit. They follow the principle of "low level first", that is, whoever sends the low level first will control the bus. During the arbitration of each bit, when SCL is high, each host checks whether its own SDA level is the same as that sent by itself. In theory, if the content transmitted by two hosts is exactly the same, then they can successfully transmit without errors. If a host sends a high level but detects that the SDA line is low, it considers that it has lost arbitration and shuts down its SDA output driver, while the other host continues to complete its own transmission.

22.3.2.3 I<sup>2</sup>C data communication process

Each I<sup>2</sup>C device is identified by a unique address. According to the device function, they can be either a transmitter



or a receiver.

The I<sup>2</sup>C host is responsible for generating the start bit and the end bit in order to start and end a transmission. And is responsible for generating the SCL clock.

The I<sup>2</sup>C module supports 7-bit and 10-bit addresses, and the user can configure the address of the I<sup>2</sup>C slave through software. After the I<sup>2</sup>C slave detects the start bit on the I<sup>2</sup>C bus, it starts to receive the address from the bus, and compares the received address with its own address. Once the two addresses are matched, the I<sup>2</sup>C slave will send an acknowledgement (ACK) and respond to subsequent commands on the bus: transmit or receive the requested data. In addition, if the software opens a broadcast call, the I<sup>2</sup>C slave always sends a confirmation response to a broadcast address (0x00).

Data and address are transmitted in 8-bit width, with the most significant bit first. The 1 or 2 bytes following the start condition is the address (1 byte in 7-bit mode, 2 bytes in 10-bit mode). The address is only sent in master mode. During the 9th clock period after 8 clocks of a byte transmission, the receiver must send back an acknowledge bit (ACK) to the transmitter, as shown in the Figure 22-2 I2C Bus Protocol.

Software can enable or disable acknowledgement (ACK), and can set the I<sup>2</sup>C interface address (7-bit, 10-bit address or general call address).

## 22.3.2.4 I<sup>2</sup>C slave transmission mode

In slave mode, the transmission reception flag bit (I2C\_STS2.TRF) indicates whether it is currently in receiver mode or transmission mode. When sending data to I<sup>2</sup>C bus in transmission mode, the software should follow the following steps:

- 1. First, enable I<sup>2</sup>C peripheral clock and configure the clock related register in I2C\_CTRL1, ensuring the correct I<sup>2</sup>C timing. After these two steps are completed, I<sup>2</sup>C runs in slave mode, waiting for receiving start bit and address.
- 2. I<sup>2</sup>C slave receives a start bit first, and then receives a matching 7-bit or 10-bit address. I<sup>2</sup>C hardware will set the I2C\_STS1.ADDRF(received address and matched its own address). The software should monitor this bit regularly or have an interrupt to monitor this bit. After this bit is set, the software reads I2C\_STS1 register and then read I2C\_STS2 register to clear the I2C\_STS1.ADDRF bit. If the address is in 10 bit format, the I<sup>2</sup>C master should then generate a START and send an address header to the I<sup>2</sup>C bus. After detecting START and the following address header, the slave will continue to set I2C\_STS1.ADDRF bit. The software continues to read I2C\_STS1 register and read I2C\_STS2 register to clear the I2C\_STS1.ADDRF bit a second time.
- 3. I<sup>2</sup>C enters the data sending state, and now shift register and data register I2C\_DAT are all empty, so the hardware will set the I2C\_STS1.TXDATE(send data empty). At this time, the software can write the first byte data to I2C\_DAT register, however, because the byte of the I2C\_DAT register is immediately moved into the internal shift register, the I2C\_STS1.TXDATE bit is not cleared to zero. When the shift register is not empty, I<sup>2</sup>C starts to send data to I<sup>2</sup>C bus.
- 4. During the transmission of the first byte, the software writes the second byte to I2C\_DAT, neither the I2C\_DAT register nor the shift register is empty. The I2C\_STS1.TXDATE bit is cleared to 0.
- 5. After the first byte is sent, I2C\_STS1.TXDATE is set again, and the software writes the third byte to I2C\_DAT, the same time, the I2C\_STS1.TXDATE bit is cleared. After that, as long as there is still data to be sent and I2C\_STS1.TXDATE is set to 1, the software can write a byte to I2C\_DAT register.



- 6. During the sending of the second last byte, the software writes the last data to the I2C\_DAT register to clear the I2C\_STS1.TXDATE flag bit, and then the I2C\_STS1.TXDATE status is no longer concerned. I2C\_STS1.TXDATE bit is set after the second last byte is sent until the stop end bit is detected.
- 7. According to the I<sup>2</sup>C protocol, the I<sup>2</sup>C master will not send a ACK to the last byte received. Therefore, after the last byte is sent, the I<sup>2</sup>C STS1.ACKFAIL bit (acknowledge fail) of the I<sup>2</sup>C slave will be set to notify the software of the end of sending. The software writes 0 to the I<sup>2</sup>C STS1.ACKFAIL bit to clear this bit.

7-bit address Master Master Slave Master Slave Master Slave Master Master Tx Start Address(R) ACK Data 1 ACK Data2 ACK DataN NACK Stop EV3 EV3 EV3 EV3-2 10-bit address Master Slave Master Slave Master Master Slave Slave Master Slave Master Master Master Tx Header(W) Address ACK Header(R) ACK NACE Stop ACK Start Data 1 DataN EV1 EV3-1 EV3 EV3-2

Figure 22-3 Slave Transmitter Transfer Sequence Diagram

#### Instructions:

- EV1: I2C\_STS1.ADDRF = 1, read STS1 and then STS2 register to clear the event.
- EV3-1: I2C STS1.TXDATE=1, shift register is empty, data register is empty, write DAT.
- EV3: I2C STS1.TXDATE=1, shift register is not empty, data register is empty, write DAT will clear the event.
- EV3-2: I2C STS1.ACKFAIL=1, ACKFAIL bit of STS1 register write "0" to clear the event.

#### Notes:

- (1) EV1 and EV3 1 event prolongs the low SCL time until the end of the corresponding software sequence.
- (2) The software sequence of EV3 must be completed before the end of the current byte transfer.

## 22.3.2.5 I<sup>2</sup>C slave receiving mode

When receiving data in slave mode, the software should follow these steps:

- 1. First, enable I<sup>2</sup>C peripheral clock and configure the clock related register in I2C\_CTRL1 ensuring the correct I<sup>2</sup>C timing. After these two steps are completed, I<sup>2</sup>C runs in slave mode, waiting for receiving start bit and address.
- 2. After receiving the START condition and the matched 7-bit or 10-bit address, I<sup>2</sup>C hardware will set I2C\_STS1.ADDRF bit(the address received and matched with its own address) to 1. This bit should be detected by software polling or interrupt. After it is found that it is set, the software clears the I2C\_STS1.ADDRF bit by



- reading I2C\_STS1 register first and then I2C\_STS2 register. Once the I2C\_STS1.ADDRF bit is cleared, The I<sup>2</sup>C slave starts to receive data from the I2C bus.
- 3. When the first byte is received, the I2C\_STS1.RXDATNE bit (the received data is not empty) is set to 1 by hardware. If the I2C\_CTRL2.EVTINTEN and I2C\_CTRL2.BUFINTEN bits are set, an interrupt is generated. The software should check this bit by polling or interrupt. Once it is found that it is set, the software can read the first byte of I2C\_DAT register, and then the I2C\_STS1.RXDATNE bit is cleared to 0. Note that if the I2C\_CTRL1.ACKEN bit is set, after receiving a byte, the slave should generate a response pulse.
- 4. At any time, as long as the I2C\_STS1.RXDATNE bit is set to 1, the software can read a byte from the I2C\_DAT register. When the last byte is received, I2C\_STS1.RXDATNE is set to 1 and the software reads the last byte.
- 5. When the slave detects the STOP bit on I2C bus, set I2C\_STS1.STOPF to 1, and if the I2C\_CTRL2.EVTINTEN bit is set, an interrupt will be generated. The software clears the I2C\_STS1.STOPF bit by reading the I2C\_STS1 register before writing the I2C\_CTRL1 register (see EV4 in the following figure).




Figure 22-4 Slave Receiver Transfer Sequence Diagram

#### Instructions:

- EV1: I2C STS1.ADDRF = 1, read STS1 and then STS2 to clear the event.
- EV2: I2C STS1.RXDATNE =1, reading DAT will clear this event.
- EV4: I2C STS1.STOPF=1, reading STS1 and then writing the CTRL1 register will clear this event.

#### Notes:

- (1) EVI event prolongs the time when SCL is low until the end of the corresponding software sequence.
- (2) The software sequence of EV2 must be completed before the end of the current byte transmission.

#### 22.3.2.6 I<sup>2</sup>C master transmission mode

In the master mode, the I<sup>2</sup>C interface starts data transmission and generates a clock signal. Serial data transmission always starts with a start condition and ends with a stop condition. When the START condition is generated on the



bus through the start bit, the device enters the master mode.

When sending data to I<sup>2</sup>C bus in master mode, the software should operate as follows:

- 1. First, enable the I<sup>2</sup>C peripheral clock, and configure the clock-related registers in I2C\_CTRL1 to ensure the correct I<sup>2</sup>C timing. When these two steps are completed, I<sup>2</sup>C runs in the slave mode by default, waiting for receiving the start bit and address.
- 2. When BUSY=0, I2C\_CTRL1.STARTGEN bit set to 1, and the I<sup>2</sup>C interface will generate a start condition and switch to the master mode (I2C STS2.MSMODE bit set to "1").
- 3. Once the start condition is issued, I2C hardware will set I2C\_STS1.STARTBF bit(START bit flag)and then enters the master mode. If the I2C\_CTRL2.EVTINTEN bit is set, an interrupt will be generated. Then the software reads the I2C\_STS1 register and then writes a 7-bit address bit or a 10-bit address bit with an address header to the I2C\_DAT register to clear the I2C\_STS1.STARTBF bit. After the I2C\_STS1.STARTBF bit is cleared to 0, I2C starts sending addresses or address headers to I2C bus.

In 10-bit address mode, sending a header sequence will generate the following events:

- I2C\_STS1.ADDR10F bit is set by hardware, and if I2C\_CTRL2.EVTINTEN bit is set, an interrupt is generated. Then the master reads the STS1 register, and then writes the second address byte into the DAT register.
- I2C\_STS1.ADDRF bit is set by hardware, and if I2C\_CTRL2.EVTINTEN bit is set, an interrupt is generated. Then the master reads the STS1 register, followed by the STS2 register.

Note: In the transmitter mode, the master device first sends the header byte (11110xx0) and then sends the lower 8 bits of the slave address. (where xx represents the highest 2 bits of the 10-bit address).

In the 7-bit address mode, only one address byte needs to be sent out. Once the address byte is sent out:

I2C\_STS1.ADDRF bit is set by hardware, and if I2C\_CTRL2.EVTINTEN bit is set, an interrupt is
generated. Then the master device waits for reading the STS1 register once, followed by reading the STS2
register.

Note: in the transmitter mode, when the master transmits the slave address, set the lowest bit to "0".

Note:In 7-bit address mode, don't set the slave address to 0xF0 to prevent the I2C\_STS1.ADDR10F bit from being set by hardware.

- 4. After the 7-bit or 10-bit address bit is sent, the I<sup>2</sup>C hardware sets the I2C\_STS1.ADDRF bit (address has been sent) to 1, if the I2C\_CTRL2.EVTINTEN bit is set, an interrupt is generated, and the software is cleared by reading the I2C\_STS1 register and then the I2C\_STS2 register I2C\_STS1.ADDRF.
- 5. I<sup>2</sup>C enters the data transmission state. Because the shift register and the data register (I2C\_DAT) are empty, the hardware sets the I2C\_STS1.TXDATE bit (transmission data empty) to 1, and then the software writes the first byte of data to the I2C\_DAT register, but because the byte written into the I2C\_DAT register is immediately moved into the internal shift register, the I2C\_STS1.TXDATE bit will not be cleared at this time. Once the shift register is not empty, I<sup>2</sup>C starts transmitting data to the bus.
- 6. During the transmission of the first byte, the software writes the second byte to I2C\_DAT, and I2C\_STS1.TXDATE is cleared at this time. At any time, as long as there is data waiting to be sent and the



- I2C STS1.TXDATE bit is set to 1, the software can write a byte to the I2C DAT register.
- 7. In the process of sending the penultimate byte, the software writes the last byte of data to I2C\_DAT to clear the I2C\_STS1.TXDATE flag bit. After that, there is no need to care about the status of the I2C\_STS1.TXDATE bit. The I2C\_STS1.TXDATE bit will be set after the penultimate byte is sent, and will be cleared when the stop bit (STOP) is sent.
- 8. After the last byte is sent, because the shift register and the I2C\_DAT register are empty at this time, the I<sup>2</sup>C host sets the I2C\_STS1.BSF bit (byte transmission end), and the I<sup>2</sup>C interface will keep SCL low before clearing the I2C\_STS1.BSF bit. After reading I2C\_STS1, writing to the I2C\_DAT register will clear the I2C\_STS1.BSF bit. The software sets the I2C\_CTRL1.STOPGEN bit at this time to generate a stop condition, and then the I<sup>2</sup>C interface will automatically return to the slave mode (I2C\_STS2.MSMODE bit is cleared).

7-bit address Master Master Master Master Master Slave Maste Tx ACK ACK Start Address(W) ACK Data 1 ACK Data2 DataN Stop EV5 EV8 EV8 EV8 EV6 EV8-1 EV8-2 10-bit address Master Master Slave Slave Master Slave Master Master ACK ACK Stop Start Header(W) Address ACK Data 1 DataN ACK EV5 EV9 EV6 EV8-1 EV8 EV8 EV8-2

Figure 22-5 Master Transmitter Transfer Sequence Diagram

#### Instructions:

- 1. EV5: I2C STS1.STARTBF = 1, reading STS1 and writing the address to the DAT register will clear the event.
- 2. EV6: I2C STS1.ADDRF = 1, read STS1 and then STS2 to clear the event.
- 3. EV8 1: I2C STS1.TXDATE = 1, shift register is empty, data register is empty, write DAT register.
- 4. EV8: I2C\_STS1.TXDATE = 1, shift register is not empty, data register is empty, write to DAT register will clear the event.
- 5. EV8\_2: I2C\_STS1.TXDATE = 1, I2C\_STS1.BSF = 1, request to set stop bit. These two events are cleared by the hardware when a stop condition is generated.
- 6. EV9: I2C STS1.ADDR10F = 1, read STS1 and then write to DAT register to clear the event.

Notes:



- (1) EV5, EV6, EV9, EV8\_1 and EV8\_2 event prolonged the low SCL time until the end of the corresponding software sequence.
- (2) The software sequence of EV8 must be completed before the end of the current byte transfer.
- (3) When I2C\_STS1.TXDATE or I2C\_STS1.BSF bit is set, stop condition should be arranged when EV8\_2 occurs.

## 22.3.2.7 I<sup>2</sup>C master receiving mode

In master mode, software receiving data from I<sup>2</sup>C bus should follow the following steps:

- 1. First, enable the I<sup>2</sup>C peripheral clock and configure the clock-related registers in I2C\_CTRL1, in order to ensure that the correct I<sup>2</sup>C timing is output. After enabling and configuring, I<sup>2</sup>C runs in slave mode by default, waiting to receive the start bit and address.
- 2. When BUSY=0, set the I2C\_CTRL.STARTGEN bit, and the I<sup>2</sup>C interface will generate a start condition and switch to the master mode (I2C\_STS2.MSMODE bit is set to 1).
- 3. Once the start condition is issued, the I<sup>2</sup>C hardware sets I2C\_STS1.STARTBF(start bit flag) and enters the host mode. If the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. Then the software reads the I2C\_STS1 register and then writes a 7-bits address or a 10-bits address with an address header to the I2C\_DAT register, in order to clear the I2C\_STS1.STARTBF bit. After the I2C\_STS1.STARTBF bit is cleared to 0, I<sup>2</sup>C begins to send the address or address header to the I<sup>2</sup>C bus.

In 10-bits address mode, sending a header sequence will generate the following events:

- The I2C\_STS1.ADDR10F bit is set to 1 by hardware, and if the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. Then the master device reads the STS1 register, and then writes the second byte of address into the DAT register.
- The I2C\_STS1.ADDRF bit is set to 1 by hardware, and if the I2C\_CTRL2.EVTINTEN bit is set to 1, an
  interrupt will be generated. Then the master device reads the STS1 register and the STS2 register in
  sequence.

Note: In the receiver mode, the master device sends the header byte (11110xx0) firstly, then sends the lower 8 bits of the slave address, and then resends a start condition followed by the header byte (11110xx1) (where xx represents the highest 2 digits of the 10-bits address).

In the 7-bits address mode, only one address byte needs to be sent, once the address byte is sent:

The I2C\_STS1.ADDRF bit is set to 1 by hardware, and if the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. Then the master device waits to read the STS1 register once, and then reads the STS2 register.

Note: In the receiving mode, the master device sets the lowest bit as '1' when sending the slave address.

4. After the 7-bits or 10-bits address is sent, the I<sup>2</sup>C hardware sets the I2C\_STS1.ADDRF bit (address has been sent) to 1. If the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. The software clears the I2C\_STS1.ADDRF bit by reading the I2C\_STS1 register and the I2C\_STS2 register in sequence. If in the 10-bit address mode, software should set the I2C\_CTRL1.STARTGEN bit again to regenerate a START. After the START is generated, the I2C\_STS1.STARTBF bit will be set. The software should clear the I2C\_STS1.STARTBF bit by reading I2C\_STS1 firstly and then writing the address header to I2C\_DAT, and then the address header is sent to the I2C bus, I2C\_STS1.ADDRF is set to 1 again. The software should clear



- the I2C STS1.ADDRF bit again by reading I2C STS1 and I2C STS2 in sequence.
- 5. After sending the address and clearing the I2C\_STS1.ADDRF bit, the I2C interface enters the host receiving mode. In this mode, the I2C interface receives data bytes from the SDA line and sends them to the DAT register through the internal shift register. Once the first byte is received, the hardware will set the I2C\_STS1.RXDATNE bit (not empty flag bit of received data) to 1, and if the I2C\_CTRL1.ACKEN bit is set to 1, an acknowledge pulse will be sent. At this time, the software can read the first byte from the I2C\_DAT register, and then the I2C\_STS1.RXDATNE bit is cleared to 0. After that, as long as I2C\_STS1.RXDATNE is set to 1, the software can read a byte from the I2C\_DAT register.
- 6. The master device sends a NACK after receiving the last byte from the slave device. After receiving the NACK, the slave device releases the control of SCL and SDA lines; the master device can send a stop/restart condition. In order to generate a NACK pulse after receiving the last byte, the software should clear the I2C\_CTRL1.ACKEN bit immediately after receiving the penultimate byte (N-1). In order to generate a stop/restart condition, the software must set the I2C\_CTRL1.STOPGEN bit or I2C\_CTRL1.STARTGEN to 1 after reading the penultimate data byte. This process needs to be completed before the last byte is received to ensure that the NACK is sent for the last byte.
- 7. After the last byte is received, the I2C\_STS1.RXDATNE bit is set to 1, and the software can read the last byte. Since I2C\_CTRL1.ACKEN has been cleared to 0 in the previous step, I<sup>2</sup>C no longer sends ACK for the last byte, and generates a STOP bit after the last byte is sent.

Note: The above steps require the number of bytes N>1. If N=1, step 6 should be executed after step 4, and it needs to be completed before the reception of byte is completed.




Figure 22-6 Master Receiver Transfer Sequence Diagram

#### **Instructions:**

- 1. EV5: I2C\_STS1.STARTBF=1, reading STS1 and then writing the address into the DAT register will clear this event.
- 2. EV6: I2C\_STS1.ADDRF=1, reading STS1 and STS2 in sequence will clear this event. In the 10-bits master receiving mode, the I2C\_CTRL1.STARTGEN should be set to 1 after this event.
- 3. EV6\_1: There is no corresponding event flag, only suitable for receiving 1 byte. Just after EV6 (that is after clearing I2C STS1.ADDRF), the generation bits for acknowledge and stop condition should be cleared.
- 4. EV7: I2C STS1.RXDATNE=1, read the DAT register to clear this event.

**NSING** 

5. EV7\_1: I2C\_STS1.RXDATNE =1, read the DAT register to clear this event. Set I2C\_CTRL1.ACKEN=0 and I2C\_CTRL1.STOPGEN=1.

6. EV9: I2C STS1.ADDR10F=1, reading STS1 and then writing to the DAT register will clear this event.

Notes:

(1) If a single byte is received, it is NA.

(2) EV5, EV6, and EV9 events extend the low level of SCL until the corresponding software sequence ends.

(3) The EV7 software sequence shall be completed before the end of the current byte transmission.

(4) The software sequence of EV6\_1 or EV7\_1 shall be completed before the ACK pulse of the current transmission byte.

22.3.3 Error Conditions Description

I<sup>2</sup>C errors mainly include bus error, acknowledge error, arbitration loss, overload\ underload error. These errors may cause communication failure.

22.3.3.1 Acknowledge Failure (ACKFAIL)

The interface have a acknowledge bit is detected that does not match the expectation, it will occurs acknowledge fail error, I2C STS1.ACKFAIL bit is set. An interrupt occurs, when I2C CTRL2.ERRINTEN bit is set to 1.

When transmitter receives a NACK, The communication must be reset: Device in slave mode, hardware release the bus; Device in master mode, it must generate a stop condition from software.

22.3.3.2 Bus Error (BUSERR)

when address or data is transmissing, I<sup>2</sup>C interface receive external stop or start condition, it will happen a bus error, I2C STS1.BUSERR bit is set. An interrupt occurs, when I2C CTRL2.ERRINTEN bit is set to 1.

I<sup>2</sup>C device as master, the hardware does not release bus, as the same time it done not affect the current status of transfer,The current transfer will determined by software whether suspend.

I<sup>2</sup>C device as slave, when data is discarded in transmission and the bus releases by hardware, it will have two situation: If a error start condition is detected, the slave device considers a restart condition and waits for an address or a stop condition. If a error stop condition is detected, the slave device operates as a normal stop condition and the hardware releases the bus.

22.3.3.3 Arbitration Lost (ARLOST)

The interface have arbitration lost is detected, hardware release the bus, it will occurs arbitration lost error, I2C\_STS1.ARLOST bit is set. An interrupt occurs, when I2C\_CTRL2.ERRINTEN bit is set to 1.

I<sup>2</sup>C interface will go to slave mode automatically(I2C\_STS2.MSMODE bit is cleared). When the I<sup>2</sup>C interface lost the arbitration, in the same communication, it can not respond to its slave address, but it can respond when master win the bus retransmits a start signal.

22.3.3.4 Overrun/Underrun Error (OVERRUN)

In slave mode, Overrun/underrun error can easily occur if clock stretching is disable:

nsing.com.sg

**NSING** 

When I<sup>2</sup>C interface is receiving data (I2C\_STS1.RXDATNE=1, data have received in register), and I2C\_DAT register still have previous byte has not been read, it will occurs an overrun error. In this situation, the last received data is discarded. And software should clear I2C\_STS1.RXDATNE bit, transmitter retransmit last byte.

When I<sup>2</sup>C interface is sending data (I2C\_STS1.TXDATE=1, new data have not sending to register), and I2C\_DAT register still empty, it will occurs an underrun error. In this situation, the previous byte in the I2C\_DAT register is sending repeatedly. And User make sure that in the event of an underrun error, the receiver discard repeatedly byte, and transmitter should update the I2C\_DAT register at the specified time according to the I<sup>2</sup>C bus standard.

In sending the first byte, I2C\_DAT register must be written after I2C\_STS1.ADDRF bit is cleared and the before the first SCL rising edge. If cannot make sure do that, the first byte should be discard by receiver.

## 22.3.4 DMA Application

DMA can generate a requests when transfer data register empty or full. DMA can oprate write data to I<sup>2</sup>C or read data from I<sup>2</sup>C reduce burden of CPU.

Before transfer current byte at the end DMA requests must be answered. If set the DMA channel transfer data is done, DMA will send EOT(End Of Transmission) to I<sup>2</sup>C, and ocurrs a interrupt when enable interrupt bit.

In the master transfer mode, in EOT interrupt handler DMA request need to be disbale, and set stop condition after waiting for I2C\_STS1.BSF event.

In the master receive mode, the data of received is great than or equal to 2, DMA will send a hardware signal EOT\_1 in DMA transmission(byte number-1). If set I2C\_CTRL2.DMALAST bit, when hardware have send the EOT\_1 next byte it will send a NACK automatically. The user can set a stop condition in the interrupt handler after the DMA transfer is completed if interrupt enable.

#### 22.3.4.1 Transmit process

DMA mode can be enabled by setting the I2C\_CTRL2.DMAEN bit. When I2C\_STS1.TXDATE bit is set, the data will send to I2C\_DAT from storage area by the DMA. DMA assigns a channle for I<sup>2</sup>C transmission, (x is the channel number) the following step must be opreate:

- 1. In the DMA\_PADDRx register set the I2C\_DAT register address. Data will be send to address in every I2C STS1.TXDATE event.
- 2. In the DMA\_MADDRx register set the memory address. Data will send to I2C\_DAT address in every I2C STS1.TXDATE event.
- 3. In the DMA\_TXNUMx register set the number of need to be transferred. In every I2C\_STS1.TXDATE event this number-1 until 0.
- 4. In the DMA CHCFGx register set PRIOLVL[1:0] bit to configure the priority of channel.
- 5. In the DMA\_CHCFGx register set DIR bit to configure when ocurrs an interrupt whether send a half data or all completed.
- 6. In the DMA CHCFGx register set CHEN bit to enable transfer channel.
- 7. When DMA transfer data is done, DMA need send a EOT/EOT\_1 signal to I2C indicate this transfer is done. If interrupt is enable, DMA ocurrs a interrupt.



Note: if DMA is used for transmission, do not set I2C CTRL2.BUFINTEN bit.

## 22.3.4.2 Receive process

DMA mode can be enabled by setting I2C\_CTRL2.DMAEN bit. When data byte is received,DMA will send I<sup>2</sup>C data to storage area, set DMA channel for I<sup>2</sup>C reception, the following steps must be opreate:

- In DMA\_PADDRx register set the address of the I2C\_DAT register. In every I2C\_STS1.RXDATEN event, data
  will send from address to storage area.
- In DMA\_MADDRx register set the memory area address. In every I2C\_STS1.RXDATEN event, data will send from I2C\_DAT register to storage area.
- 3. In DMA\_TXNUMx register set the number of need to be transferred. In every I2C\_STS1.RXDATEN event the number-1 until 0.
- 4. In DMA CHCFGx register set PRIOLVL[0:1] to configure the priority of channel.
- 5. In DMA\_CHCFGx register clear DIR to configure when ocurrs a interrupt request whether received half data or all data is received.
- 6. In the DMA CHCFGx register set CHEN bit to activate the channle.
- 7. When DMA tansfer data is done, DMA need to send EOT/EOT\_1 signal to I2C indicate this transfer is done, if interrupt is enbale, DMA ocurrs a interrupt.

Note: If DMA is used for receiving, do not set I2C CTRL2.BUFINTEN bit.

#### 22.3.5 Packet Error Check

Setting the I2C\_CTRL1.PECEN bit to 1 enables the PEC function. PEC uses CRC-8 algorithm to calculate all information bytes including address and read/write bits.it can improve the reliability of communication. The CRC-8 polynomial uses by the PEC calculator is  $C(x) = x^8 + x^2 + x + 1$ .

In transmitting mode, software sets I2C\_CTRL1.PEC transfer bit in the last I2C\_STS1.TXDATE event, and then PEC will be transferred in the last byte. In receiving mode, software sets I2C\_CTRL1.PEC transfer bit after the last I2C\_STS1.RXDATNE event, and then receives the PEC byte and compares the received PEC byte to the internally calculated PEC value. If it is not equal to the internally calculated PEC value, the receiver needs to send a NACK. If it is host receiver mode, NACK will be sent after PEC regardless of the calculated result. It should pay attention that I2C\_CTRL1.PEC bit has to be set before receiving.

If both DMA and PEC calculator are activated, I<sup>2</sup>C will automatically send or check the PEC value.

In transmitting mode, when I<sup>2</sup>C interface receives EOT signal from DMA controller, it will automatically send PEC following the last byte. In receiving mode, when I<sup>2</sup>C interface receives an EOT\_1 signal from DMA, it will automatically consider the next byte as PEC and compare it with the internally calculated PEC. It will happen a DMA request after receiving PEC.

In order to allow intermediate PEC transfer, I2C\_CTRL2.DMALAST bit is used to determine whether it is the last DMA transfer. And if it does the last DMA request of the master receiver, NACK will be sent automatically after receiving the last byte.

When arbitration is lost, PEC calculation is invalid.



## **22.3.6 SMBus**

#### 22.3.6.1 Introduction

The System Management Bus(SMBus or SMB) is a simple single-ended two-wire bus structure. Using SMBus can communicate with other device or other parts of the system, it able to communicate with multiple devices without other independent control wire. SMBus is a derivate of the I<sup>2</sup>C bus and provides a control bus for system and power management related tasks. If you want browse more information, please refer to the SMBus specification V2.0(http://smbus.org/specs/).

SMBus have three types of device standard.

- Master: device send command, generate clocks and stop transmmissions;
- Slave: device receive, respond to commands;
- Host: system have only one host. a device provides a master to system CPU. host have function of master and slave, it support SMBus alert protocol.

SMBus is a subset of the data transmission format of the I<sup>2</sup>C specification.

Similarities between SMBus and I<sup>2</sup>C:

- Both bus protocols contain of 2 wires (a clock wire SCL and a data wire SDA), with an optional SMBus alert wire.
- The data format is similar. SMBus data format is similar to 7-bit address format of I<sup>2</sup>C (See Figure 22-2).
- Both are master-slave communication modes, and the master device provides the clock.
- Both support multi master

Differences between SMBus and I<sup>2</sup>C:

Table 22-1 Comparison between SMBus and I2C

SMBus	I <sup>2</sup> C
Maximum transmission speed 100kHz	Maximum transmission speed 1MHz
Minimum transmission speed 10kHz	No minimum transmission speed
Low clock timeout 35ms	No clock timeout
Fixed logic level	VDD determined logic level
Different address types (reserved, dynamic, etc.)	7-bit, 10-bit, and broadcast call slave address types
Different bus protocols (quick command, call handling, etc.)	No bus protocol

#### **22.3.6.2 SMBus usage**

SMBus uses the system management bus to meet lightweight communication requirements. In general, SMBus is commonly used on the computer motherboard. It is mainly used to transmit ON/OFF instructions for power unit and provide a control bus for system and power management-related tasks.

## 22.3.6.3 Device identification

In SMBus, any device acting as a slave device has an address called the slave address.

In order to distribute addres for each devices, it must have a unique device identifier(UDID) to distinguish devices.

**NSING** 

22.3.6.4 Bus protocol

SMBus specification includes eight bus protocols. If user wants browse the details on protocols or SMBus address types, it can refer to the SMBus specification v2.0(<a href="http://smbus.org/specs/">http://smbus.org/specs/</a>). User's software can device what protocols

are implemented.

Every packet through the SMBus complies with the SMBus protocol predefined format. SMBus is a subset of the data transfer format of I<sup>2</sup>C specification. As long as an I<sup>2</sup>C device can be accessed through one of the SMBus

protocols, it is considered to be SMBus compliant.

Note: SMBus does not support Quick command protocol.

22.3.6.5 Address resolution protocol

The SMBus resolves address conflicts by dynamically assigning a new unique address to each slave device. This is

the address resolution protocol(ARP) .

Any master device can connected bus to access all devices.

SMBus physical layer arbitration enable to distribute addresses. When device powers on, the device's distribute

address is not change, the protocol allows address retain when device power off.

When address is distributed, there is no extra SMBus packaging cost(the cost time that access distribute address

device and access fixed address device is same).

22.3.6.6 Timeout function

SMBus has a timeout feature: if it has taken too long time during the communication, it automatically resets the

device. This is the reason why SMBus has a minimum transmission rate limitation -- to prevent the bus from locking up for a long time after the timeout occurs. I<sup>2</sup>C bus is essentially a "DC" bus, that is to say, if the slave is executing

some subroutines and cannot respond in time while the master is accessing the slave, it can hold the clock. That can

remind the host that the slave is busy but does not want to give up the current communication. This session can

continue after the current task of the slave is over. I<sup>2</sup>C doesn't have a maximum limitation for the delay, but it is limited to 35ms in the SMBus system. According to the SMBus protocol, if a session takes too long, it means

something is wrong with the bus, and all devices should be reset to eliminate this state. Like this, the slave device

is not allowed to pull the clock down for too long. I2C STS1.TIMOUT bit indicates the status of this feature.

22.3.6.7 SMBus alter mode

SMBus offers a optional interrupt signal SMBALERT(like SCL and SDA,is a wireAND signal) that devices use to

extend their control capabilities at expense of a pin. SMBus broadcast call address often combine with SMBALERT.

There are 2 bytes message about SMBus.

A device which only has slave function can set I2C CTRL1.SMBALERT bit to indicate it want to communicate with

host. The host handles the interrupt and accesses all SMBALERT devices through the ARA (Alert Response Address,

address value 0001100x). Only those devices that pull SMBALERT low can respond to ARA. This state is identified

by the I2C\_STS1.SMBALERT. The 7-bit device address provided from the sending device is placed on the 7 most

significant bits of the byte, the eighth bit can be either '0' or '1'.

When more than one device's SMBALERT is low, the highest priority(The smaller the address, the higher the priority)

can win bus communication through the standard arbitration during address transmission. If confirming the slave

address, device's SMBALERT is no longer pulled low. If message transmitted completely, device's SMBALERT still

Email: sales@nsing.com.sg



is low,it means host will read ARA again. The host can periodically access the ARA when the SMBALERT signal is not used.

## 22.3.6.8 SMBus communication process

The communication process on SMBus is similar to that on I<sup>2</sup>C.To use the SMBus mode, you need to configure SMBus specific registers in the program, respond and process SMBus specific flag, and implement the upper-layer protocols described in the SMBus manual.

- At first, set I2C\_CTRL1.SMBMODE bit, and configure I2C\_CTRL1.SMBTYPE bit and I2C\_CTRL1.ARPEN bit according to the application requirements. If I2C\_CTRL1.ARPEN=1 and I2C\_CTRL1.SMBTYPE=0, use the default address of the SMB device. If I2C\_CTRL1.ARPEN=1 and I2C\_CTRL1.SMBTYPE=1, use the SMB master header field.
- 2. In order to support ARP (I2C\_CTRL1.ARPEN=1), in SMBus host mode (I2C\_CTRL1.SMBTYPE=1), software needs to respond to the I2C\_STS2.SMBHADDR bit (in SMBus slave mode, respond to I2C\_STS2.SMBDADDR bit) and implement the functions according to the ARP protocol.
- 3. To support the SMBus warning mode, software should respond to the I2C\_STS1.SMBALERT bit and implement the corresponding functions.

## 22.4 Debug Mode

When the microcontroller enters the debug mode (Cortex®-M4F core is in the stop state), configure the DBG\_CTRL.I2CxSMBUS\_TIMEOUT bit in the DBG module, select SMBUS timeout to continue normal work or stop. See Section 28.3.2 for details.

# 22.5 Interrupt Request

All I2C interrupt requests are listed in the following table.

Table 22-2 I<sup>2</sup>C Interrupt Request

Interrupt Function	Interrupt Event	Event Flag	Set Control Bit			
	Start bit sent (master)	STARTBF				
	Address sent (master) or address matched (slave)	ADDRF				
100	10-bit header sent (master)	ADDR10F	EVTINTEN			
I2C event interrupt	Received stop (slave)	STOPF				
	Data byte transfer completed.	BSF				
	Receive buffer is not empty.	RXDATNE	ENTINITEN 4 DIJEDITENI			
	Send buffer is empty.	TXDATE	EVTINTEN and BUFINTEN			
	Bus error	BUSERR				
	Lost arbitration (master)	ARLOST				
120	Acknowledge fail	ACKFAIL	EDDINTEN			
I2C error interrupt	Overrun/underrun	OVERRUN	ERRINTEN			
	PEC error	PECERR				
	Timeout /Tlow error	TIMOUT				



Interrupt Function	Interrupt Event	Event Flag	Set Control Bit
	SMBus Alert	SMBALERT	

Note: 1. STARTBF, ADDRIOF, STOPF, BSF, RXDATNE and TXDATE are merged into the event interrupt channel through logical OR.

2. BUSERR, ARLOST, ACKFAIL, OVERRUN, PECERR, TIMEOUT and SMBALERT are merged into the error interrupt channel through logical OR.

# 22.6 I<sup>2</sup>C Register Description

These peripheral registers can be operated by half word (16 bits) or word (32 bits)

# 22.6.1 I<sup>2</sup>C Register Overview

Table 22-3 I<sup>2</sup>C register overview

Offset	Register	31	30	29	28	27	26	25	22	23	6	22	20	19	18	17	1/	10	CI	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	I2C_CTRL1								Re	eserve	d								SWKESEI	Reserved	SMBALERT	DEC	ACKPOS	ACKEN	STOPGEN	STARTGEN	NOEXTEND	GCEN	PECEN	ARPEN	SMBTYPE	Reserved	SMBMODE	EN
	Reset Value																		0		0	0	0	0	0	0	0	0	0	0	0		0	0
004h	I2C_CTRL2		DMALAST DMAEN BUFINTEN EVTINTEN ERRINTEN Reserved											CLKFREQ[5:0]																				
	Reset Value																					0	0	0	0	0			0	0	0	0	0	0
008h	I2C_OADDR1								Re	eserve	d								ADDKMODE	Reserved		Rese	erved		10.01	ADDK[9:8]			AΓ	DR[	7:1]			ADDR0
	Reset Value																		)						0	0	0	0	0	0	0	0	0	0
00Ch	I2C_OADDR2												Res	serv	ed														AD	DR2[	7:1]			DUALEN
	Reset Value																										0	0	0	0	0	0	0	0
010h	I2C_DAT												Re	serv	ed														]	DATA	A[7:0	]		
	Reset Value																										0	0	0	0	0	0	0	0
014h	I2C_STS1								Re	eserveo	d								SMBALEKI	TIMOUT	Reserved	PECERR	OVERRUN	ACKFAIL	ARLOST	BUSERR	TXDATE	RXDATNE	Reserved	STOPF	ADDR10F	BSF	ADDRF	STARTBF
	Reset Value																		)	0		0	0	0	0	0	0	0		0	0	0	0	0
018h	I2C_STS2								Re	eserve	d										PE	CVA	.L[7:0	)]			DUALFLAG	SMBHADDR	SMBDADDR	GCALLADD	Reserved	TRF	BUSY	MSMODE
	Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
01Ch	I2C_CLKCTRL								Re	eserveo	d							_	FSMODE	DUTY		Keserved						KCTI	RL[11	:0]				
	Reset Value																		)	0			0	0	0	0	0	0	0	0	0	0	0	0
020h	I2C_TMRISE  Reset Value													R	leserv	ed													0	T 0	MRIS 0	E[5:	0]	0
	reset value																												U	U	U	U	U	U



# 22.6.2 I<sup>2</sup>C Control Register 1 (I2C\_CTRL1)

Address offset: 0x00 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SW RESET	Reserved	SMB ALERT	PEC	ACK POS	ACKEN	STOP GEN	START GEN	NO EXTEND	GCEN	PECEN	ARPEN	SMB TYPE	Reserved	SMB MODE	EN
rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw	rw

Bit Field	Name	Description
15	SWRESET	Software reset
		Make sure the I2C bus is idle before resetting this bit.
		0:I2C not reset;
		1:I2C reset.
		Note: This bit can be used when the I2C_STS2.BUSY bit is set to 1 and no stop condition is detected
		on the bus.
14	Reserved	Reserved, the reset value must be maintained.
13	SMBALERT	SMBus alert
		It can be set or cleared by software. When I2C_CTRL1.EN=0, it will be cleared by hardware.
		0: SMBAlert pin go high. The response address header is followed by the NACK signal;
		1: SMBAlert pin go low. The response address header is followed by the ACK signal.
12	PEC	Packet error checking
		It can be set or cleared by software. It will be cleared by hardware when PEC has been transferred, or
		by start or stop condition, or when I2C_CTRL1.EN=0.
		0: No PEC transfer
		1: PEC transfer.
		Note: When arbitration is lost, the calculation of PEC is invalid.
11	ACKPOS	Acknowledge/PEC Position (for data reception)
		It can be set or cleared by software. Or when I2C_CTRL1.EN=0, it will be cleared by hardware.
		0: I2C_CTRL1.ACKEN bit determines whether to send an ACK to the byte currently being received;
		I2C_CTRL1.PEC bit indicates that the byte in the current shift register is PEC.
		1: I2C_CTRL1.ACKEN bit etermines whether to send an ACK to the next received byte;
		I2C_CTRL1.PEC bit indicates that the next byte received in the shift register is PEC.
		Note:
		ACKPOS bit can only be used in 2-byte receiving configuration and must be configured before
		receiving data.
		For the second byte of NACK, the I2C_CTRL1.ACKEN bit must be cleared after the
		12C_STS1.ADDRF bit is cleared.
		To detect the PEC of the second byte, the I2C_CTRL1.PEC bit must be set after the ACKPOS bit is
		configured and when the ADDR event is extended.
10	ACKEN	Acknowledge enable
		It can be set or cleared by software. Or when I2C_CTRL1.EN equals to 0, it will be cleared by
		hardware.




Bit Field	Name	Description
		0: No acknowledge send;
		1: Send an acknowledge after receiving a byte
9	STOPGEN	Stop generation
		It can be set or cleared by software. Or it will be cleared by hardware when a stop condition is
		detected. Or it will be set by hardware when SMBus timeout error is detected,.
		In the master mode:
		0: No stop condition generates;
		1: Generate a stop condition.
		In the slave mode:
		0: No stop condition generates;
		1: Release SCL and SDA lines after the current byte.
		Note: When the STOPGEN, STARTGEN or PEC bit is set, the software should not take any write
		operation to I2C_CTRL1 until this bit is cleared by hardware. Otherwise, the STOPGEN,
		STARTGEN or PEC bits may be set twice.
8	STARTGEN	Start generation
		It can be set or cleared by software. Or it will be cleared by hardware when the start condition is
		transferred or I2C_CTRL1.EN=0.
		0: No start condition generates;
		1: Generate a start conditions.
7	NOEXTEND	Clock extending disable (Slave mode)
		This bit determines whether to pull SCL low when the data is not ready(I2C_STS1.ADDRF or
		I2C_STS1.BSF flag is set) in slave mode, and is cleared by software reset
		0: Enable Clock extending.
		1: Disable Clock extending.
6	GCEN	General call enable
		0: Disable General call. not respond(NACK) to the address 00h;
		1: Enable General call. respond(ACK) the address 00h.
5	PECEN	PEC enable
		0: Disable PEC module;
		1: Enable PEC module.
4	ARPEN	ARP enable
		0: Disable ARP;
		1: Enable ARP.
		If I2C_CTRL1.SMBTYPE=0, the default address of SMBus device is used.
		If I2C_CTRL1.SMBTYPE=1, the host address of SMBus is used.
3	SMBTYPE	SMBus type
		0: Device
		1: Host
2	Reserved	Reserved, the reset value must be maintained.
1	SMBMODE	SMBus mode
		0: I2C mode;
		1: SMBus mode.



Bit Field	Name	Description
0	EN	I2C Peripheral enable
		0: Disable I2C module;
		1: Enable I2C module
		Note: If this bit is cleared when the communication is in progress, the I2C module is disabled and
		returns to the idle state after the current communication ends,all bits will be cleared.
		In master mode,this bit must never be cleared until the communication has ended.

# 22.6.3 I<sup>2</sup>C Control Register 2 (I2C\_CTRL2)

Address offset: 0x04 Reset value: 0x0000




Dt. Et 11		
Bit Field	Name	Description
15:13	Reserved	Reserved, the reset value must be maintained.
12	DMALAST	DMA last transfer
		0: Next DMA EOT is not the last transfer
		1: Next DMA EOT is the last transfer
		Note: This bit is used in the master receiving mode, so that a NACK can be generated when
		data is received for the last time.
11	DMAEN	DMA requests enable
		0: Disable DMA
		1: Enable DMA
10	BUFINTEN	Buffer interrupt enable
		0: When I2C_STS1.TXDATE=1 or I2C_STS1.RXDATNE=1, any interrupt is not generated.
		1: If I2C_CTRL2.EVTINTEN= 1,When I2C_STS1.TXDATE=1 or I2C_STS1.RXDATNE= 1,
		interrupt will be generated.
9	EVTINTEN	Event interrupt enable
		0: Disable event interrupt;
		1: Enable event interrupt
		This interrupt is generated when:
		I2C_STS1.STARTBF = 1 (Master)
		I2C_STS1.ADDR F = 1 (Master/Slave)
		$I2C_STS1.ADD10F = 1$ (Master)
		I2C_STS1.STOPF = 1 (Slave)
		I2C_STS1.BSF = 1 with no I2C_STS1.TXDATE or I2C_STS1.RXDATNE event
		I2C_STS1.TXDATE = 1 if I2C_CTRL2.BUFINTEN = 1
		I2C_STS1.RXDATNE = 1 if I2C_CTRL2.BUFINTEN = 1
8	ERRINTEN	Error interrupt enable
		0: Disable error interrupt;



Bit Field	Name	Description
		1: Enable error interrupt.
		This interrupt is generated when:
		I2C_STS1.BUSERR = 1;
		I2C_STS1.ARLOST = 1;
		I2C_STS1.ACKFAIL = 1;
		I2C_STS1.OVERRUN = 1;
		I2C_STS1.PECERR = 1;
		$I2C\_STS1.TIMOUT = 1;$
		I2C_STS1.SMBALERT = 1.
7:6	Reserved	Reserved, the reset value must be maintained.
5:0	CLKFREQ[5:0]	I2C Peripheral clock frequency
		CLKFREQ[5:0] should be the APB clock frequency to generate the correct timming.
		000000: Disable
		000001: Disable
		000010: 2MHz
		000011: 3MHz
		100100: 36MHz
		100101~111111: Disable.

# 22.6.4 I<sup>2</sup>C Own Address Register 1 (I2C\_OADDR1)

Address offset: 0x08 Reset value: 0x0000



Bit Field	Name	Description
15	ADDRMODE	Addressing mode (slave mode)
		0: 7-bit slave address
		1: 10-bit slave address
14	Reserved	Must always be kept as' 1' by the software.
13:10	Reserved	Reserved, the reset value must be maintained.
9:8	ADDR[9:8]	Interface address
		9~8 bits of the address.
		Note: don't care these bits in 7-bit address mode
7:1	ADDR[7:1]	Interface address
		7~1 bits of the address.
0	ADDR0	Interface address
		0 bit of the address.
		Note: don't care these bits in 7-bit address mode



# 22.6.5 I<sup>2</sup>C Own Address Register 2 (I2C\_OADDR2)

Address offset: 0x0C Reset value: 0x0000



Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained.
7:1	ADDR2[7:1]	Interface address
		7~1 bits of address in dual address mode.
0	DUALEN	Dual addressing mode enable
		0: Disable dual address mode, only OADDR1 is recognized;
		1: Enable dual address mode, both OADDR1 and OADDR2 are recognized.
		Note: Valid only for 7-bit address mode

# 22.6.6 I<sup>2</sup>C Data Register (I2C\_DAT)

Address offset: 0x10

Reset value: 0x0000

15				8	7						0
'	Rese	rved	I			ı		DAT/	\[7:0]	ı	
1	1	1 100	1			ı	1	D/11/			
								r	N		

Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained.
7:0	DATA[7:0]	8-bit data register
		Send or receive data buffer.
		Note: In the slave mode, the address will not be copied into the data register;
		Note: if I2C_STS1.TXDATE =0, data can still be written into the data register;
		Note: If the ARLOST event occurs when processing the ACK pulse, the received byte will not be
		copied into the data register, so it cannot be read.

# 22.6.7 I<sup>2</sup>C Status Register 1 (I2C\_STS1)

Address offset: 0x14 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMB ALERT	TIM OUT	Reserved	PEC ERR	OVER RUN	ACK FAIL	AR LOST	BUS ERR	TXDATE	RXDAT NE	Reserved	STOPF	ADDR10F	BSF	ADDRF	START BF
rc w0	rc w0		rc w0	re w0	rc w0	re w0	rc w0	r	r		r	r	r	r	r



Bit Field	Name	Description
15	SMBALERT	SMBus alert
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No SMBus alert(host mode) or no SMB alert response address header sequence(slave mode);
		1: SMBus alert event is generated on the pin(host mode) or receive SMBAlert response
		address(slave mode)
14	TIMOUT	Timeout or Tlow error
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No Timeout error;
		1: A timeout error occurred
		Error in the following cases:
		SCL has kept low for 25ms (Timeout).
		Master cumulative clock low extend time more than 10 ms (Tlow:mext).
		Slave cumulative clock low extend time more than 25 ms (Tlow:sext).
		Timeout in slave mode: slave device resets the communication and hardware frees the bus.
		Timeout in master mode: hardware sends the stop condition.
13	Reserved	Reserved, the reset value must be maintained.
12	PECERR	PEC Error in reception
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No PEC error
		1: PEC error: receiver will returns NACK Whether the I2C_CTRL1.ACKEN bit is enabled
11	OVERRUN	Overrun/Underrun
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No Overrun/Underrun
		1: Overrun/Underrun
		Set by hardware in slave mode when I2C_CTRL1.NOEXTEND=1, and when receiving a new byte
		in receiving mode, if the data within DAT register has not been read yet, over-run occurs,the new
		received byte will be lost. When transferring a new byte in transfer mode, but there is not new data
		that has not been written in DAT register, under-run occurs which leads that the same byte will be
		send twice.
10	ACKFAIL	Acknowledge failure
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No acknowledge failed;
		1: Acknowledge failed.
9	ARLOST	Arbitration lost (master mode)
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No arbitration lost;



Bit Field	Name	Description
		1: Arbitration lost.
		When the interface loses control of the bus to another host, the hardware will set this bit to '1', and
		the I2C interface will automatically switch back to slave mode (I2C_STS2.MSMODE=0).
		Note: In SMBUS mode, the arbitration of data in slave mode only occurs in the data stage or the
		acknowledge transfer interval (excluding the address acknowledge).
8	BUSERR	Bus error
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No start or stop condition error
		1: Start or stop condition error
7	TXDATE	Data register empty (transmitters)
		Writing data to DAT register by software can clear this bit; Or after a start or stop condition occurs,
		or automatically cleared by hardware when I2C_CTRL1.EN=0.
		0: Data register is not empty;
		1: Data register is empty.
		When sending data, this bit is set to' 1' when the data register is empty, and it is not set at the
		address sending stage.
		If a NACK is received, or the next byte to be sent is PEC(I2C_CTRL1.PEC=1), this bit will not be
		set.
		Note: After the first data to be sent is written, or data is written when BSF is set, the TXDATE bit
		cannot be cleared, because the data register is still empty.
6	RXDATNE	Data register not empty(receivers)
		This bit is cleared by software reading and writing to the data register, or cleared by hardware when
		I2C CTRL1.EN=0.
		0: Data register is empty;
		1: Data register is not empty.
		During receiving data, this bit is set to' 1' when the data register is not empty, and it is not set at the
		address receiving stage.
		RXDATNE is not set when the ARLOST event occurs.
		Note: When BSF is set, the RXDATNE bit cannot be cleared when reading data, because the data
		register is still full.
5	Reserved	Reserved, the reset value must be maintained.
4	STOPF	Stop detection (slave mode)
		After the software reads the STS1 register, the operation of writing to the CTRL1 register will clear
		this bit, or when I2C CTRL1.EN=0, the hardware will clear this bit.
		0: No stop condition is detected;
		1: Stop condition is detected.
		After a ACK, the hardware sets this bit to' 1' when the slave device detects a stop condition on the
		bus.
		Note: I2C_STS1.STOPF bit is not set after receiving NACK.
3	ADDR10F	10-bit header sent (Master mode)
J	VDDK101,	10-oft header selft (iviasier mode)



Bit Field	Name	Description
		After the software reads the STS1 register, the operation of writing to the CTRL1 register will clear
		this bit, or when I2C_CTRL1.EN=0, the hardware will clear this bit.
		0: No ADD10F event;
		1: Master has sent the first address byte.
		In 10-bit address mode, when the master device has sent the first byte, the hardware sets this bit to'
		1'.
		Note: After receiving a NACK, the I2C_STS1.ADDR10F bit is not set.
2	BSF	Byte transfer finished
		After the software reads the STS1 register, reading or writing the data register will clear this bit; Or
		after sending a start or stop condition in sending mode, or when I2C_CTRL1.EN=0, this bit is
		cleared by hardware.
		0: Byte transfer does not finish.
		1: Byte transfer finished.
		When I2C_CTRL1.NOEXTEND =0, the hardware sets this bit to' 1' in the following cases:
		In receiving mode, when a new byte (including ACK pulse) is received and the data register has not
		been read (I2C_STS1.RXDATNE=1).In sending mode, when a new data is to be transmitted and
		the data register has not been written with the new data (I2C_STS1.TXDATE=1).
		Note: After receiving a NACK, the BSF bit will not be set.
		If the next byte to be transferred is PEC (I2C _STS2.TRF is' 1' and I2C _CTRL1.PEC is' 1'), the
		BSF bit will not be set.
1	ADDRF	Address sent (master mode) / matched (slave mode)
		After the STS1 register is read by software, reading the STS2 register will clear this bit, or when
		I2C_CTRL1.EN=0, it will be cleared by hardware.
		0: Address mismatch or no address received(slave mode) or Address sending did not end(master
		mode);
		1: Received addresses matched(slave mode) or Address sending ends(master mode)
		In master mode:
		In 7-bit address mode, this bit is set to' 1' after receiving the ACK of the address. In 10-bit address
		mode, this bit is set to' 1' after receiving the ACK of the second byte of the address.
		In slave mode:
		Hardware sets this bit to' 1' (when the corresponding setting is enabled) when the received slave
		address matches the content in the OADDR register, or a general call or SMBus device default
		address or SMBus host or SMBus alter is recognized.
		Note: After receiving NACK, the I2C_STS1.ADDRF bit will not be set.
0	STARTBF	Start bit (Master mode)
		After the STS1 register is read by software, writing to the data register will clear this bit, or when
		I2C_CTRL1.EN=0, the hardware will clear this bit.
		0: Start condition was not sent;
		1: Start condition has been sent.
		This bit is set to' 1' when the start condition is sent.



# 22.6.8 I2C Status Register 2 (I2C\_STS2)

Address offset: 0x18 Reset value: 0x0002



Bit Field	Name	Description
15:8	PECVAL[7:0]	Packet error checking register
		Stores the internal PEC value When I2C_CTRL1.PECEN =1.
7	DUALFLAG	Dual flag(Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or when
		I2C_CTRL1.EN=0.
		0: Received address matches the content in OADDR1;
		1: Received address matches the content in OADDR2.
6	SMBHADDR	SMBus host header (Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or when
		I2C_CTRL1.EN=0.
		0: SMBus host address was not received;
		1: when I2C_CTRL1.SMBTYPE=1 and I2C_CTRL1.ARPEN=1, SMBus host address is
		received.
5	SMBDADDR	SMBus device default address (Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or when
		I2C_CTRL1.EN=0.
		0: The default address of SMBus device has not been received;
		1: when I2C_CTRL1.ARPEN=1, the default address of SMBus device is received.
4	GCALLADDR	General call address(Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or when
		I2C_CTRL1.EN=0.
		0: No general call address was received;
		1: when I2C_CTRL1.GCEN=1, general call address was received.
3	Reserved	Reserved, the reset value must be maintained.
2	TRF	Transmitter/receiver
		After detecting the stop condition (I2C_STS1.STOPF=1), repeated start condition or bus
		arbitration loss (I2C_STS1.ARLOST=1), or when I2C_CTRL1.EN=0, the hardware clears it.
		0: Data receiving mode;
		1: Data transmission mode;
		At the end of the whole address transmission stage, this bit is set according to the R/W bit of the
		address byte.
1	BUSY	Bus busy
		Hardware clears this bit when a stop condition is detected.



Bit Field	Name	Description				
		0: No data communication on the bus;				
		1: Data communication on the bus.				
		When detecting that SDA or SCL is low level, the hardware sets this bit to' 1';				
		Note: This bit indicates the bus communication currently in progress, and this information is still				
		updated when the interface is disabled (I2C_CTRL1.EN=0).				
0	MSMODE	Master/slave mode				
		Hardware clears this bit when a stop condition is detected on the bus, arbitration is lost				
		(I2C_STS1.ARLOST=1), or when I2C_CTRL1.EN=0.				
		0: In slave mode;				
		1: In master mode.				
		When the interface is in the master mode (I2C_STS1.STARTBF=1), the hardware sets this bit;				

# 22.6.9 I<sup>2</sup>C Clock Control Register (I2C\_CLKCTRL)

Address offset: 0x1c

Reset value: 0x0000

Notes:

(1)  $F_{PCLKI}$  is required to be an integer multiple of 10 MHz, so that a fast clock of 400KHz can be generated correctly.

(2) The CLKCTRL register can only be set when I<sup>2</sup>C is turned off (I2C\_CTRL1.EN=0)



Bit Field	Name	Description
15	FSMODE	I2C master mode selection
		0: I2C in standard mode(duty cycle defaults to 1/1);
		1: I2C in fast mode(duty cycle can be configured).
14	DUTY	Duty cycle in fast mode
		0: Tlow/Thigh = 2;
		1: Tlow/Thigh = 16/9
13:12	Reserved	Reserved, the reset value must be maintained.
11:0	CLKCTRL[11:0]	Clock control register in Fast/Standard mode (Master mode)
		This division factor is used to set the SCL clock in the master mode.
		• If duty cycle = Tlow/Thigh = 1/1:
		$CLKCTRL = f_{PCLK1}(Hz)/100000/2$
		$Tlow = CLKCTRL \times T_{PCLK1}$
		Thigh = $CLKCTRL \times T_{PCLK1}$
		• If duty cycle = Tlow/Thigh = 2/1:
		$CLKCTRL = f_{PCLK1}(Hz)/100000/3$
		$Tlow = 2 \times CLKCTRL \times TPCLK1$
		$Thigh = CLKCTRL \times T_{PCLK1}$




Bit Field	Name	Description
		• If duty cycle = Tlow/Thigh = 16/9:
		$CLKCTRL = f_{PCLK1}(Hz)/100000/25$
		$Tlow = 16 \times CLKCTRL \times T_{PCLK1}$
		Thigh = $9 \times CLKCTRL \times T_{PCLK1}$
		For example, if $f_{PCLK1}(Hz) = 8MHz$ , duty cycle = 1/1, $CLKCTRL = 8000000/100000/2 = 0x28$ .
		Note: 1. The minimum setting value is $0x04$ in standard mode and $0x01$ in fast mode;
		2. $T_{high} = T_{r(SCL)} + T_{w(SCLH)}$ . See the definitions of these parameters in the data sheet for details.
		3. $T_{low} = T_{f(SCL)} + T_{w(SCLL)}$ , see the definitions of these parameters in the data sheet for details;
		4. These delays have no filters;

# 22.6.10 I<sup>2</sup>C Rise Time Register (I2C\_TMRISE)

Address offset: 0x20 Reset value: 0x0002

Note: The I2C\_TMRISE register function is only valid in master mode. changed when I2C is disabled (I2C\_CTRL1.EN=0).



Bit Field	Name	Description
15:6	Reserved	Reserved, the reset value must be maintained.
5:0	TMRISE[5:0]	Maximum rise time in fast/standard mode (master mode).
		These bits must be set to the maximum SCL rising time given in the I2C bus specification, and
		incremented step is 1.
		For example, the maximum allowable SCL rise time in standard mode is 1000ns. if the value in
		I2C_CTRL2.CLKFREQ [5:0] is equal to 0x08 and TPCLK1=125ns ,09h(1000ns/125 ns + 1) must
		be written in TMRISE[5:0],.
		If the result is not an integer, write the integer part to TMRISE[5:0] to ensure the t <sub>HIGH</sub> parameter.



# 23 Universal Synchronous Asynchronous Receiver Transmitter (USART)

## 23.1 Introduction

USART is a full-duplex universal synchronous/asynchronous serial transceiver module. This interface is a highly flexible serial communication device that can perform full-duplex data exchange with external devices.

The USART has programmable transmit and receive baud rates and can communicate continuously using DMA. It also supports multiprocessor communication, LIN mode, synchronous mode, single-wire half-duplex communication, smart card asynchronous protocol, IrDA SIR ENDEC function, and hardware flow control function.

## 23.2 Main Features

- Full duplex, asynchronous communication
- NRZ standard format
- Fractional baud rate generator system, baud rate programmable, used for sending and receiving
- Programmable data word length (8 or 9 bits)
- Configurable stop bit, supporting 1 or 2 stop bits
- LIN master's ability to send synchronous interrupters and LIN slave's ability to detect interrupters. When USART hardware is configured as LIN, it generates 13 bit interrupters and detects 10/11 bit interrupters
- Output clock for synchronous transmission
- IRDA SIR encoder decoder, supports 3/16 bit duration in normal mode
- Smart card simulation function:
- The smart card interface supports the asynchronous smart card protocol defined in ISO7816-3
- 0.5 and 1.5 stop bits for smart cards
- Single-wire half duplex communication
- Configurable multi-buffer communication using DMA, receiving/sending bytes in SRAM using centralized DMA buffer
- Independent transmitter and receiver enable bits
- Detect flag:
- Receive buffer is full
- Send buffer empty
- Transmission complete





- Parity control:
- Send parity bit
- Check the received data
- Four error detection flags:
- Overflow error
- Noise error
- Frame error
- Parity error
- 10 USART interrupt sources with flags:
- CTS change
- LIN break detection
- Send data register empty
- Send complete
- Received data register is full
- Bus was detected to be idle
- Overflow error
- Frame error
- Noise error
- Parity error
- Multi-processor communication, if the address does not match, then enter the silent mode
- Wake up from silent mode (via idle bus detection or address flag detection)



## 23.3 Functional Block Diagram




Figure 23-1 USART Block Diagram

# 23.4 Function Description

As shown in the Figure 23-1, the bidirectional communications of any USART need to use the RX and TX pins of the external connection. Among them, TX is the output pin for serial data transmission. When the transmitter is active and not sending data, the TX pin is pulled high. When the transmitter is inactive, the TX pin reverts to the I/O port configuration. RX is an input pin for serial data reception, data is received by the oversampling technique.

The data packets of serial communication are transmitted from the transmitting device to the RX interface of the



receiving device through its own TX interface, and the bus is in an idle state before sending or receiving. Frame format is: 1 start bit + 8 or 9 data bits (least significant bit first) + 1 parity bit (optional) + 0.5,1,1.5 or 2 stop bit.

Use the fractional baud rate generator to configure transmit and receive baud rates.

According to the block diagram, when using the hardware flow control mode, the nRTS output and nCTS input pins are required. When the USART receiver is ready to receive new data, nRTS becomes low level. If nCTS is valid (pulled to a low level), the next data is sent, otherwise the next frame of data is not sent.

When using synchronous mode, the CK pin is required. The CK pin is used for clock output for synchronous transfers. Clock phase and polarity are software programmable. During the start and stop bits, the CK pin does not output clock pulses. The CK pin is also used when using smart card mode.

## 23.4.1 USART Frame Format

Start bit: 1 bit, active low.

Data bits: Configurable via USART CTRL1.WL as 8 or 9 bits, with the LSB first.

Stop bit: Active high.

Idle frame: A complete data frame consisting entirely of '1's, including the start bit. followed by the start bit of a data frame containing the data.

Break frame: A break frame is a complete data frame consisting of '0's, including the stop bit. at the end of the break frame, the transmitter inserts 1 or 2 more stop bits ('1') to acknowledge the start bit.




Figure 23-2 Word Length = 8 Setting



9-bit word length, 1 stop bit Clock Data frame bit8 can be the parity bit Data frame Start Stat bit4 bit8 Stop bit bit2 bit5 bit6 bit7 bit0 bit1 bit3 bit Start Idle frame bit Start Stop bit Break frame

Figure 23-3 Word Length = 9 Setting

## 23.4.2 Transmitter

After the transmitter is enabled, the datain the transmit shift register is sent out through the TX pin.

## 23.4.2.1 Idle frame

Setting USART CTRL1.TXEN will cause the USART to transmit an idle frame before the first data frame.

## 23.4.2.2 Character transmission

Idle frames are followed by characters sent. Each character is preceded by a low start bit. The transmitter sends 8-bit or 9-bit data according to the configuration of the data bit length, with the least significant bit first. If USART\_CTRL1.TXEN is reset during a data transfer, it will cause the baud rate counter to stop counting and the data being transferred will be corrupted.

## 23.4.2.3 Stop bit

The characters are followed by stop bits, the number of which can be configured by setting USART\_CTRL2. STPB[1:0].

USART\_CTRL2.STPB[1:0] Stop bit length (bits) functional description

00 1 default

01 0.5 Receiving in Smartcard mode

10 2 General USART mode, single-wire mode and modem mode.

11 1.5 Transmitting and receiving in Smartcard mode

**Table 23-1 Stop Bit Configuration** 






Figure 23-4 Configuration Stop Bit

#### **23.4.2.4** Break frame

Use USART\_CTRL1.SDBRK to send the break frame. When there is 8-bit data, the break frame consists of 10 bits of low level, followed by a stop bit; when there is 9-bit data, the break frame consists of 11 bits of low level, followed by a stop bit.

After the break frame is sent, USART\_CTRL1.SDBRK is cleared by hardware, and the stop bit of the break frame is automatically sent. Therefore, to send a second break frame, USART\_CTRL1.SDBRK should be set after the stop bit of the previous break frame has been sent.

If software resets the USART\_CTRL1.SDBRK bit before starting to send the break frame, the break frame will not be sent.

## 23.4.2.5 Transmitter process

- 1. Enable USART CTRL1.UEN to activate USART;
- 2. Configure the transmitter's baud rate, data bit length, parity bit (optional), the number of stop bits or DMA configuration;
- 3. Activate the transmitter (USART CTRL1.TXEN);
- 4. Send each data to be sent to the USART\_DAT register through the CPU or DMA, and the write operation to the USART\_DAT register will clear USART\_STS.TXDE;
- 5. After writing the last data word in the USART DAT register, wait for USART STS.TXC =1, which indicates



the end of the transmission of the last data frame.

## 23.4.2.6 Single byte communication

A write to the USART\_DAT register clears the USART\_STS.TXDE bit.

The USART\_STS.TXDE bit is set by hardware when the data in the TDR register is transferred to the transmit shift register (indicating that data is being transmitted). An interrupt will be generated if USART\_CTRL1.TXDEIEN is set. At this point, the next data can be sent to the USART\_DAT register because the TDR register has been cleared and will not overwrite the previous data.

Write operation to USART DAT register:

- When the transmit shift register is not sending data and is in an idle state, the data is directly put into the shift register for transmission, and the USART\_STS.TXDE bit is set by hardware;
- When the transmit shift register is sending data, the data is stored in the TDR register, and after the current transmission is completed, the data is put into the shift register.

When a frame containing data is sent and USART\_STS.TXDE=1, the USART\_STS.TXC bit is set to '1' by hardware. An interrupt is generated if USART\_CTRL1.TXCIEN is '1'. USART\_STS.TXC bit is cleared by a software sequence (read USART\_STS register first, then write USART\_DAT register).




Figure 23-5 TXC/TXDE Changes During Transmission

## 23.4.3 Receiver

## 23.4.3.1 Start bit detection

When the received sampling sequence is: 1 1 1 0 X 0 X 0 X 0 0 0 0, it is considered that a start bit is detected.

The samples at the 3rd, 5th, and 7th bits, and the samples at the 8th, 9th, and 10th bits are all '0' (that is, 6 '0'), then confirm the receipt of the start bit, the USART STS.RXDNE flag bit is set, and if USART CTRL1.RXDNEIEN=1,



an interruption occurs and will not Set the NEF noise flag.

If there are six '0' samples at the 3<sup>rd</sup>, 5<sup>th</sup>, 7<sup>th</sup> bits, and at the 8<sup>th</sup>, 9<sup>th</sup>, 10<sup>th</sup> bits, a start bit is confirmed to have been received, and USART\_STS.RXDNE is set to 1, but the NE noise flag will not be set. If USART\_CTRL1.RXDNEIEN has been set to 1, an interrupt will be generated.

If there are two '0' samples at the 3rd, 5th, 7th bits, and at the same time, there are two '0' samples at the 8th, 9th, 10th bits, a start bit is also confirmed to have been received, but the NE noise flag will be set.

If there are three '0' samples at the 3rd, 5th, 7th bits, and at the same time, there are two '0' samples at the 8th, 9th, 10th bits, a start bit is also confirmed to have been received, and the NE noise flag will be set.

If there are two '0' samples at the 3rd, 5th, 7th bits, and at the same time, there are three '0' samples at the 8th, 9th, 10th bits, a start bit is also confirmed to have been received, and the NE noise flag will be set.




Figure 23-6 Start Bit Detection

## 23.4.3.2 Stop bit description

During data reception, the number of data stop bits can be configured by the USART\_CTRL2.STPB[1:0]. In normal mode, 1 or 2 stop bits can be selected. In Smartcard mode, 0.5 or 1.5 stop bits can be selected.

- 1. 0.5 stop bits (receive in smartcard mode): 0.5 stop bits are not sampled. Therefore, if 0.5 stop bits is selected, framing errors and broken frames cannot be detected.
- 2. 1 stop bit: sampling for 1 stop bit is done on the 8th, 9th and 10th samples..
- 3. 1.5 stop bits (Smartcard mode): when transmitting in Smartcard mode, the device must check whether the data is sent correctly. So the receiver function block must be activated (USART\_CTRL1.RXEN=1) and sample the signal on the data line during the transmission of the stop bit. If a parity error occurs, the smartcard will pull down the data line when the transmitter samples the NACK signal, that is, within the time corresponding to the

**N**SING

stop bit on the bus, indicating that a framing error has occurred. The USART\_STS.FEF is set together with the USART\_STS.RXDNE at the end of the 1.5th stop bit. The 1.5 stop bits are sampled at points 16, 17 and 18. The 1.5 stop bits can be divided into two parts: one is 0.5 clock cycles, during which nothing happens. This is followed by the stop bit of 1 clock cycle, which is sampled at the midpoint of this period of time. For details, see 23.4.14 Smartcard mode.

4. 2 stop bits: the sampling of the 2 stop bits is completed at the 8th, 9th and 10th sampling points of the first stop position. If a frame error is detected during the first stop bit, the frame error flag is set. The second stop bit does not detect framing error. The USART STS.RXNE flag will be set at the end of the first stop bit.

## 23.4.3.3 Receiver process

- 1. Enable USART CTRL1.UEN to activate USART;
- 2. Configure the receiver's baud rate, data bit length, parity bit (optional), stop bit number or DMA configuration;
- 3. Activate the receiver (USART\_CTRL1.RXEN) and start looking for the start bit;
- 4. The receiver receives 8-bit or 9-bit data according to the configuration of the data bit length, and the least significant bit of the data is first shifted from the RX pin into the receive shift register;
- 5. When the data of the received shift register is moved to the RDR register, USART\_STS.RXDNE is set, and the data can be read out. If USART\_CTRL1.RXNEIEN is 1, an interrupt will be generated;
- 6. When an overflow error, noise error, or frame error is detected in the received frame, the corresponding error flag status bit will be set. If USART\_CTRL1.RXEN is reset during data transmission, the data being received will be lost;
- 7. USART STS.RXDNE is set after receiving data, and a read operation of USART DAT can clear this bit:
- During multi-buffer communication, the data register is cleared by the DMA read operation;
- During single-buffer communication, it is cleared by software reading the USART DAT register.

## 23.4.3.4 Idle frame detection

The receiver of the USART can detect idle frames. An interrupt is generated if USART\_CTRL1.IDLEIEN is '1'. USART\_STS.IDLEF bit is cleared by a software sequence (read USART\_STS register first, then read USART\_DAT register).

## 23.4.3.5 Break frame detection

The frame error flag(USART\_STS.FEF) is set by hardware when the receiver detects a break frame. It can be cleared by a software sequence (read USART\_STS register first, then read USART\_DAT register).

## 23.4.3.6 Framing error

A framing error occurs when a stop bit is not received and recognized at the expected time. At this time, the frame error flag USART\_STS.FEF will be set by hardware, and the invalid data will be transferred from the shift register to the USART\_DAT register. During single-byte communication, no framing error interrupt will be generated because it occurs with USART\_STS.RXDNE and the hardware will generate an interrupt when the USART\_STS.RXDNE flag is set. In multi-buffer communication mode, an interrupt will be generated if the USART\_CTRL3.ERRIEN bit is set.



## 23.4.3.7 Overrun error

When USART\_STS.RXDNE is still '1', and the data currently received in the shift register needs to be transferred to the RDR register, an overflow error will be detected, and the hardware will set USART\_STS.OREF. When this bit is set, the value in the RDR register is not lost, but the data in the shift register is overwritten. It is cleared by a software sequence (read USART\_STS register first, then write USART\_DAT register).

When an overflow error occurs, USART\_STS.RXDNE is '1', and an interrupt is generated. If the USART\_CTRL3.ERRIEN bit is set, an interrupt will be generated when the USART\_STS.OREF flag is set in multi-buffer communication mode.

## **23.4.3.8** Noise error

USART\_STS.NEF is set by hardware when noise is detected on a received frame. It is cleared by software sequence (read USART\_STS register first, then write USART\_DAT register). During single-byte communication, no noise interrupt generated because it occurs with USART\_STS.RXDNE and the hardware will generate an interrupt when the USART\_STS.RXDNE flag is set. In multi-buffer communication mode, an interrupt is generated when the USART\_STS.NEF flag is set if the USART\_CTRL3.ERRIEN bit is set.

Sample value Received bits Data validity NE status 000 0 0 Effective 001 0 be invalid 1 010 1 0 be invalid 011 1 1 be invalid 100 1 0 be invalid 101 1 1 be invalid 110 1 1 be invalid 111 0 1 Effective

**Table 23-2 Data Sampling for Noise Detection** 

## 23.4.4 Fractional Baud Rate Calculation

The baud rate of the USART can be configured in the USART\_BRCF register. This register defines the integer and fractional parts of the baud rate divider. The baud rate of the transmitter and receiver should be configured to the same value. Be careful not to change the value of the USART\_BRCF register during communication, because the baud rate counter will be replaced by the new value of the baud rate register.

TX / RX baud rate = 
$$f_{PCLK}$$
 /(16 \*USARTDIV)

where  $f_{PCLK}$  is the clock provided to the peripheral:

- PCLK1 is used for USART2, USART3, up to 16MHz;
- PCLK2 is used for USART1, UART4, UART5, up to 32MHz.

USARTDIV is an unsigned fixed-point number.



## 23.4.4.1 USARTDIV and USART\_BRCF register configuration

Example 1:

If USARTDIV = 27.75, then:

DIV Decimal = 16\*0.75 = 12 = 0x0C

 $DIV_Integer = 27 = 0x1B$ 

So  $USART_BRCF = 0x1BC$ 

Example 2:

If USARTDIV = 20.98, then:

DIV\_Decimal = 16\*0.98 = 15.68

Nearest integer: DIV Decimal = 16 = 0x10, out of configurable range, so a carry to integer is required

So DIV Integer = 20+1 = 21 = 0x15

DIV Decimal = 0x0

So USART BRCF = 0x150

Example 3:

If USART BRCF = 0x19B:

DIV Integer = 0x19 = 25

 $DIV_Decimal = 0x0B = 11$ 

So USARTDIV = 25+11/16 = 25.6875

**Table 23-3 Error Calculation When Setting Baud Rate** 

Baud ra	te		f <sub>pclk</sub> =16M			f <sub>pclk</sub> =32M	
serial number	Kbps	reality	Set value in register	Error(%)	reality	Set value in register	Error(%)
1	2.4	2.399	416.68	0.04%	2.4	833.3125	0%
2	9.6	9.598	104.1875	0.02%	9.6	208.3125	0%
3	19.2	19.207	52.0625	0.04%	19.196	104.1875	0.02%
4	57.6	57.553	17.375	0.08%	57.553	34.75	0.08%
5	115.2	115.107	8.6875	0.08%	115.107	17.375	0.08%
6	230.4	231.884	4.3125	0.64%	230.215	8.6875	0.08%
7	460.8	457.142	2.1875	0.8%	463.768	4.3125	0.64%
8	921.6	941.176	1.0625	2%	914.285	2.1875	0.8%
9	1687.5	impossible	impossible	impossible	1684.21	1.1875	0.2%

Notes: The lower the clock frequency of the CPU, the lower the error for a particular baud rate.

## 23.4.5 Receiver's Tolerance Clock Deviation

Variations due to transmitter errors (including transmitter side oscillator variations), receiver side baud rate rounding



errors, receiver side oscillator variations, variations due to transmission lines (usually due to The inconsistency between the low-to-high transition timing of the transceiver and the high-to-low transition timing of the transceiver), these factors will affect the overall clock system variation. Only when the sum of the above four changes is less than the tolerance of the USART receiver, the USART asynchronous receiver can work normally.

When receiving data normally, the tolerance of the USART receiver depends on the selection of the data bit length and whether it is generated using a fractional baud rate. The tolerance of the USART receiver is equal to the maximum tolerable variation.

Table 23-4 when DIV\_Decimal = 0. Tolerance of USART Receiver

WL bit	NF is an error	NF is don't care
0	3.75%	4.375%
1	3.41%	3.97%

Table 23-5 when DIV\_Decimal != 0. Tolerance of USART Receiver

WL bit	NF is an error	NF is don't care
0	3.33%	3.88%
1	3.03%	3.53%

## 23.4.6 Parity Control

Parity can be enabled by configuring the USART CTRL1.PCEN bit.

When the parity bit is enabled for transmission, a parity bit is generated, parity check is performed on reception.

**Table 23-6 Frame Format** 

WL bit	PCEN bit	USART frame
0	0	Start bit   8-bit data   Stop bit
0	1	Start bit   7 bits of data   Parity bit   Stop bit
1	0	Start bit   9-bit data   Stop bit
1	1	start bit   8-bit data   parity bit   stop bit

#### Even parity

Configure USART\_CTRL1.PSEL to 0, and even parity can be selected.

Make the number of '1' in the transmitted data (including parity bit) be an even number. For example: if Data=11000101, there are 4 '1's, then the parity bit will be '0' (4 '1' in total). The receiver confirms the number of '1's in the data If it is an even number, the check is passed, indicating that no errors occurred during the transmission process. If it is not even, it means that an error has occurred, the USART\_STS.PEF flag is set to '1', and if USART\_CTRL1.PEIEN is enabled, an interrupt is generated.

#### **Odd parity**

Configure USART CTRL1.PSEL to 1, you can choose odd parity.

Make the number of '1' in the transmitted data (including parity bit) be an odd number. For example: if Data=11000101, there are 4 '1's, then the parity bit will be '1' (5 '1' in total). The receiver confirms the number of '1's in the data If it is



an odd number, the check is passed, indicating that no errors occurred during the transmission process. If it is not an odd number, it means that an error has occurred, the USART\_STS.PEF flag is set to '1', and if USART CTRL1.PEIEN is enabled, an interrupt is generated.

## 23.4.7 DMA Communication

The USART supports the DMA mode using multi-buffer configuration, which can realize high-speed data communication.

#### 23.4.7.1 DMA transmission

Set USART\_CTRL3.DMATXEN to enable DMA mode when transmitting. When the USART's transmit shift register is empty (USART\_STS.TXDE=1), the DMA will transfer the data from the SRAM to the USART\_DAT register of the USART.

When using DMA transmission, the process of configuring the DMA channel is as follows:

- 1. Set the address of the data memory. When a data transfer request occurs, the transferred data will be read from this address.
- 2. Set the address of the USART\_DAT register. When a data transfer request occurs, this address will be the destination address of the data transfer.
- 3. Set the amount of data to transfer.
- 4. Set the priority of the channel, set whether to use the cyclic mode, the incremental mode of peripherals and memory, the data width of peripherals and memory, the interrupt generated by half of the transfer or the interrupt when the transfer is completed.
- 5. Start the current DMA channel.
- 6. After the data transfer is completed, the transfer complete flag (DMA INTSTS.TXCFx) is set to 1.

Email: sales@nsing.com.sg






Figure 23-7 Transmission Using DMA

## 23.4.7.2 DMA reception

Set USART\_CTRL3.DMARXEN to enable DMA mode when receiving. When a byte is received (USART\_STS.RXDNE=1), the DMA will transfer the data from the USART\_DAT register of the USART to the SRAM.

When using DMA reception, the process of configuring the DMA channel is as follows:

- 1. Set the address of the USART\_DAT register. When a data transfer request occurs, this address will be the source address of the data transfer.
- 2. Set the address of the data memory. When a data transfer request occurs, the transferred data will be written to this address.
- 3. Set the amount of data to transfer.
- 4. Set the priority of the channel, set whether to use the cyclic mode, the incremental mode of peripherals and memory, the data width of peripherals and memory, the interrupt generated by half of the transfer or the interrupt when the transfer is completed.
- 5. Start the current DMA channel.






Figure 23-8 Reception Using DMA

In multi-buffer communication mode, the error flag will be set when there is a frame error, overrun or noise error. An interrupt will be generated if the error interrupt is enabled (USART CTRL3.ERRIEN=1).

## 23.4.8 Hardware Flow Control

USART supports hardware flow control. The purpose is to coordinate the transmitting and receiving parties so that the data will not be lost. The connection method is shown in the following figure.




Figure 23-9 Hardware Flow Control between Two USART



## 23.4.8.1 RTS flow control

Set USART\_CTRL3.RTSEN to enable RTS. RTS is the output signal used to indicate that the receiver is ready. When data arrives in RDR, nRTS is asserted, notifying the sender to stop data transmission at the end of the current frame. when receiver is ready to receive new data, nRTS is asserted.

Waiting to read data Read data register end,RTS low register,RTS high RTS line Start Start Stop Stop RX line Idle Data 1 Data 2 Bit Bit Bit Bit

Figure 23-10 RTS Flow Control

## 23.4.8.2 CTS flow control

Set USART\_CTRL3.CTSEN to enable CTS. CTS is an input signal, used to judge whether data can be sent to the other device. The low level is valid, and the low level indicates that the device can send data to the other device. If the nCTS signal becomes invalid during data transmission, the transmission will stop after sending the data. If you write data to the data register when nCTS is invalid, the data will not be sent until nCTS is valid.

If the USART\_CTRL3.CTSEN bit is set, the USART\_STS.CTSF bit will be set high by hardware when the nCTS input changes state. An interrupt will be generated if USART\_CTRL3.CTSIEN is enabled.

Email: sales@nsing.com.sg






Figure 23-11 CTS Flow Controls

## 23.4.9 Multiprocessor Communication

USART allows multiprocessor communication. When multiple processors communicate through USART, it is necessary to determine who is the master device, and the remaining processors are all slave devices. The TX output of the master device is directly connected to the RX port of all slave device. The TX outputs of the slaves are logically AND together and connected to the RX inputs of the master.

When multi-processor communication is performed, the slave devices are all in mute mode, and the host uses a specific method to wake up a slave device to be communicated when needed, so that the slave device is in an active state and transmits data with the master device.

The USART can wake up from mute mode by idle line detection or address mark detection.


## 23.4.9.1 Idle line detection

The idle line detection configuration process is as follows:

- 1. Configure the USART CTRL1.WUM bit to 0, and the USART performs idle line detection;
- When USART\_CTRL1.RCVWU is set (which can be automatically controlled by hardware or written by software under certain conditions), USART enters mute mode. In mute mode, none of the receive status bits are set, and all receive interrupts are disabled;
- 3. As shown in the Figure 23-12 below, when an idle frame is detected, USART is woken up, and then USART\_CTRL1.RCVWU is cleared by hardware. At this time, USART\_STS.IDLEF is not set.



Figure 23-12 Mute Mode Using Idle Line Detection



#### 23.4.9.2 Address mark detection

By configuring the USART\_CTRL1.WUM bit to 1, the USART performs address mark detection. The address of the receiver is programmable through the USART\_CTRL2.ADDR[3:0] bits. If the MSB is 1, the byte is considered an address, otherwise it is considered as data.

In this mode, the USART can enter mute mode by:

- When the receiver does not contain data, USART\_CTRL1.RCVWU can be written to 1 by software, and USART enters mute mode;
  - Note: When the receive buffer contains no data (RXNE=0 in USART\_SR), the USART\_CTRL1.RCVWU bit can be written to 0 or 1. Otherwise, the write operation is ignored.
- When the received address does not match the address of the USART\_CTRL2.ADDR[3:0] bits, USART CTRL1.RCVWU is written to 1 by hardware.

In mute mode, none of the receive status bits are set and all receive interrupts are disabled.

When the received address matches the address of the USART\_CTRL2.ADDR[3:0] bits, the USART is woken up and USART\_CTRL1.RCVWU is cleared. The USART\_STS.RXDNE bit will be set when this matching address is received. Data can then be transmitted normally.



RXDNE=1 RXDNE=1 RXDNE=1 In this example, the current address of the receiver is 1 **ADDR ADDR** Addr RX**IDLE** Data1 Data2 **IDLE** Data3 Data4 Data5 **RCVWU** Mute Mode Normal Mode Mute Mode Error address Current address Error address RCVWU written to 1 (RXDNE was cleared)

Figure 23-13 Mute Mode Detected Using Address Mark

## 23.4.10 Synchronous Mode

USART supports synchronous serial communication. The USART only supports the master mode, and cannot use the input clock from other devices to receive and transmit data. Synchronous mode can be enabled by configuring the USART CTRL2.CLKEN bit.

Note: When using synchronous mode, USART\_CTRL2.LINMEN, USART\_CTRL3.SCMEN, USART\_CTRL3.HDMEN, USART\_CTRL3.IRDAMEN, these bits need to be kept clear.

## 23.4.10.1 Synchronized clock

The CK pin is the output of the USART transmitter clock. During the bus idle period, before the actual data arrives and when the break symbol is sent, the clock not output.

Clock phase and polarity are software programmable and need to be configured when both the transmitter and receiver are disabled. When the clock polarity is 0 (USART\_CTRL2.CLKPOL=0), the default level of CLK is low; when the clock polarity is 1 (USART\_CTRL2.CLKPOL=1), the default level of CLK is high. When the phase polarity is 0 (USART\_CTRL2.CLKPHA=0), the data is sampled on the first edge of the clock; when the phase polarity is 1 (USART\_CTRL2.CLKPHA=1), the data is sampled on the second edge.

During the start and stop bits, the CK pin does not output clock pulses.

A sync data cannot be received when no data is sent. Because the clock is only available when the transmitter is activated and data is written to the USART DAT register.

The USART\_CTRL2.LBCLK bit controls whether to output the clock pulse corresponding to the last data byte (MSB) sent on the CK pin. This bit needs to be configured when both the transmitter and receiver are disabled. If USART\_CTRL2.LBCLK is 1, the clock pulse of the last bit of data will be output from CK. If USART\_CTRL2.LBCLK is 0, the clock pulse of the last bit of data is not output from CK.

## 23.4.10.2 Synchronoustransmitting

The transmitter in synchronous mode works the same as in asynchronous mode. Data on the TX pin is sent out synchronously with CK.



## 23.4.10.3 Synchronous receiving

The receiver in synchronous mode works differently than in asynchronous mode. Data is sampled on CK without any oversampling. But setup time and hold time (depending on baud rate, 1/16 bit time) must be considered.

Figure 23-14 USART Synchronous Transmission Example




Figure 23-15 USART Data Clock Timing Example (WL=0)






Figure 23-16 USART Data Clock Timing Example (WL=1)





Figure 23-17 RX Data Sampling / Holding Time



Note: the function of CK is different in Smartcard mode, please refer to the Smartcard mode section for details.

# 23.4.11 Single-wire Half-duplex Mode

USART supports single-wire half-duplex communication, allowing data to be transmitted in both directions, but only allows data to be transmitted in one direction at the same time. Communication conflicts are managed by software.

nsing.com.sg

**NSING** 

Through the USART\_CTRL3.HDMEN bit, you can choose whether to enable half-duplex mode. When using single-wire half-duplex, USART\_CTRL2. CLKEN, USART\_CTRL2. LINMEN, USART\_CTRL3. SCMEN, USART\_CTRL3. IRDAMEN, these bits should be kept clear.

After the half-duplex mode is turned on, the TX pin and the RX pin are internally connected, and the RX pin is no longer used. When there is no data to be transmitted, TX is always released. Therefore, when not driven by the USART, the TX pin must be configured as a floating input or an open-drain output high.

## 23.4.12 Serial IrDA Infrared Encoding/Decoding Mode

USART supports the IrDA (Infrared Data Association).

Through the USART\_CTRL3. IRDAMEN bit, you can choose whether to enable the infrared mode. When using the infrared function, USART\_CTRL2.CLKEN, USART\_CTRL2.STPB[1:0], USART\_CTRL2.LINMEN, USART CTRL3.HDMEN, USART CTRL3.SCMEN, these bits should be kept clear.

Through the USART CTRL3. IRDALP bit, it can be used to select normal mode or low power infrared mode.

#### 23.4.12.1 IrDA normal mode

When USART\_CTRL3.IRDALP=0, select normal infrared mode.

IrDA is a half-duplex communication protocol, so there should be a minimum delay of 10ms between sending and receiving that uses a inverted return-to-zero modulation scheme (RZI), which uses an infrared light pulse to represent a logic '0', and the pulse width is specified as 3/16 of a bit period in normal mode, as shown in the Figure 23-19.USART only supports up to 115200bps.

The USART sends data to the SIR encoder, and the bit stream output by the USART will be modulated. A modulated stream of pulses is sent from the infrared transmitter and then received by the infrared receiver. The SIR receiver decoder demodulates it and outputs the data to the USART.

The transmit encoder output has opposite polarity to the decoder input. When idle, SIR transmit is low, while SIR receive is high. The high pulse sent by SIR is '0' and the low level is '1', while SIR reception is the opposite.

If the USART is sending data to the IrDA transmit encoder, then the IrDA receive decoder will ignore any data on the IrDA receive line. If the USART is receiving data sent from the SIR receiver decoder, the data sent by the USART to the IrDA transmitter encoder will not be encoded.

Pulse width is programmable. The IrDA specification requires pulses to be wider than 1.41us. For pulse widths less than 2 cycles, the receiver will filter them out. PSCV is the prescaler value programmed in the USART GTP register.

## 23.4.12.2 IrDA low power mode

When USART\_CTRL3.IRDALP=1, select low power infrared mode.

For the transmitter, when in low power mode, the pulse width is 3 times the low power band rate, which is a minimum of 1.42MHz. Typically this value is 1.8432MHz (1.42 MHz < PSC < 2.12 MHz).

For the receiver, the requirement for a valid signal is that the duration of the low level signal must be greater than 2 cycles of the IrDA low power baud rate clock.







Figure 23-18 IrDBlock Diagram

Figure 23-19 IrDA Data Modulation (3/16)-Normal Mode



## 23.4.13 LIN Mode

USART supports the ability of a LIN(Local interconnection Network) master to send a synchronization break and the ability of a LIN slave to detect a break. LIN mode can be enabled by configuring the USART\_CTRL2.LINMEN bit.

Note: When using LIN mode, USART\_CTRL2.STPB[1:0], USART\_CTRL2.CLKEN, USART\_CTRL3.SCMEN, USART\_CTRL3.HDMEN, USART\_CTRL3. IRDAMEN, these bits should be kept clear.

## 23.4.13.1 LIN transmitting

When LIN is sent, the length of the data bits sent can only be 8 bits. By setting USART\_CTRL1.SDBRK, a 13-bit '0' will be sent as the break symbol, and insert a stop bit.



## **23.4.13.2** LIN Reception

Whether the bus is idle or during the transmission of a data frame, as long as the break frame appears, it can be detected. The break symbol detection is independent of the USART receiver.

By configuring the USART CTRL2.LINBDL bit, 10-bit or 11-bit break character detection can be selected.


When the receiver detects the start bit, the circuit samples each subsequent bit at the 8th, 9th, and 10th oversampling clock points of each bit. When 10 or 11 consecutive bits are detected as '0' and followed by a delimiter, it means that a LIN break is detected, and USART STS.LINBDF is set. Before confirming the break symbol, check the delimiter as it means the RX line has gone back to high level. An interrupt is generated if the LIN breaker detection interrupt (USART\_CTRL2.LINBDIEN) is enabled.

If a '1' is sampled before the 10th or 11th sample point, the current detection is canceled and the start bit is searched

Email: sales@nsing.com.sg



Figure 23-20 Break Detection in LIN Mode (11-bit break length-the LINBDL bit is set)






Figure 23-21 Break Detection And Framing Error Detection in LIN Mode

## **23.4.14 Smartcard Mode (ISO7816)**

USART supports smart card protocol. The smart card interface supports the asynchronous smart card protocol defined in the ISO7816-3 standard.

Through the USART\_CTRL3.SCMEN bit, you can choose whether to enable smart card mode. When using smartcard mode, USART\_CTRL2.LINMEN, USART\_CTRL3.HDMEN, USART\_CTRL3.IRDAMEN, these bits should be kept clear.

In smart card mode, the USART can provide a clock through the CK pin. The system clock is divided by the prescaler register to provide the clock to the smart card. The CK frequency can be from  $f_{CK}/2$  to  $f_{CK}/62$ , where  $f_{CK}$  is the peripheral input clock.

In smart card mode, 0.5 and 1.5 stop bits can be used when receiving data, and only 1.5 stop bits can be used when sending transmitting data. So 1.5 stop bits are recommended as this avoids configuration transitions.

In smart card mode, the data bits should be configured as 8 bits, and the parity bit should be configured.


When a parity error is detected by receiver, the transmit data line is pulled low for one baud clock cycle at the end of the stop bit as NACK signal(If USART\_CTRL3.SCNACK is set). This NACK signal will generate a framing error on the transmitter side (transmitter side is configured with 1.5 stop bits).

When the transmitter receives a NACK signal (framing error) from the receiver, it does not detect the NACK as a start bit (according to the ISO protocol, the duration of the received NACK can be 1 or 2 baud clock cycles).



The example given in the following figure illustrates the signal on the data line with and without parity errors.

Figure 23-22 ISO7816-3 Asynchronous Protocol



The break frame has no meaning in smart card mode. A 00h data with a framing error will be treated as data instead of a break symbol.

Under normal operation, data will be shifted out of the transmit shift register on the next baud clock. The smart card mode is delayed by a minimum of 1/2 baud clock than normal operation.

In normal operation, USART STS.TXC is set when a frame containing data is sent and USART STS.TXDE=1.In smart card mode, the transmission completion flag (USART\_STS.TXC) is set high when the guard time counter reaches the value (USART GTP.GTV[7:0]). The clearing of the USART STS.TXC flag is not affected by the smartcard mode.

The following figure details how USART samples NACK signals.

Email: sales@nsing.com.sg






Figure 23-23 Use 1.5 Stop Bits to Detect Parity Errors

## 23.5 Interrupt Request

The various interrupt events of USART are logical OR relations, if the corresponding enable control bit is set, these events can generate their own interrupts, but only one interrupt request can be generated at the same time.

**Interrupt function Event flag Enable bit** Interrupt event Transmission data register is empty. **TXDE TXDEIEN CTSIEN** CTS flag **CTSF** TXC Transmission complete **TXCIEN** Receive data ready to be read **RXDNE RXDNEIEN** Data overrun error detected. **ORERR** USART global interrupt **IDLEF** Idle line detected **IDLEIEN** PEF **PEIEN** Parity error LINBDF Disconnect flag LINBDIEN Noise, overrun error and framing error in multi-NEF/OREF/FEF ERRIEN(1) buffer communication

**Table 23-7 USART Interrupt Request** 

(1) This flag bit is used only when DMA is used to receive data(USART CTRL3.DMARXEN=1).



# 23.6 Mode Support

Table 23-8 USART Mode Setting (1)

<b>Communication Mode</b>	USART1	USART2	USART3	UART4	UART5
Asynchronous mode	Y	Y	Y	Y	Y
Hardware flow control mode	Y	Y	Y	N	N
DMA communication mode	Y	Y	Y	Y	Y
Multiprocessor	Y	Y	Y	Y	Y
Synchronous mode	Y	Y	Y	N	N
Smartcard mode	Y	Y	Y	N	N
Single-wire half duplex mode	Y	Y	Y	Y	Y
IrDA infrared mode	Y	Y	Y	Y	Y
LIN	Y	Y	Y	Y	Y

Note: ${}^{(1)}Y$  = support this mode, N = do not support this mode

# 23.7 USART Register

## 23.7.1 USART Register Overview

**Table 23-9 USART Register Overview** 

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	1	0
000h	USART_STS		Reserved								LINBDF	TXDE	TXC	RXDNE	IDLEF	OREF	NEF	FEF	PEF														
	Reset Value																							0	0	1	1	0	0	0	0	0	0
004h	USART_DAT											R	eserved															DA	TV[8	:0]			
	Reset Value																								0	0	0	0	0	0	0	0	0
008h	USART_BRCF								Rese	rved												DIV	_Inte	ger[1	1:0]					D	IV_D [3:	ecima	ıl
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00Ch	USART_CTRL1			_		_	_	_	_	Rese	rved				_		_			NEN	TM	MUW	PCEN	TESd	NEIEN	TXDEIEN	TXCIEN	RXDNEIEN	IDLEIEN	LXEN	RXEN	RCVWU	SDBRK
	Reset Value									0	0	0	0	0	0	0	0	0	0	0	0	0	0										




Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	Ξ	10	6	∞	7	9	5	4	3	2	-	0
010h	USART_CTRL2								Re	eserve	ed								LINMEN	l	PB :0]	CLKEN	CLKPOL	CLKPHA	LBCLK	Reserved	LINBDIEN	LINBDL	Reserved	1	ADDI	R[3:0]	
	Reset Value																		0	0	0	0	0	0	0		0	0		0	0	0	0
014h	USART_CTRL3										R	eserve	ed										CTSIEN	CTSEN	RTSEN	DMATXEN	DMARXEN	SCMEN	SCNACK	HDMEN	IRDALP	IRDAMEN	ERRIEN
	Reset Value																						0	0	0	0	0	0	0	0	0	0	0
018h	USART_GTP		Reserved							GTV[7:0]								PSCV	PSCV[7:0]														
	Reset Value								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									

# 23.7.2 USART Status Register (USART\_STS)

Address offset: 0x00

Reset value: 0x0000 00C0



Bit Field	Name	Description
31:10	Reserved	Reserved, the reset value must be maintained
9	CTSF	CTS flag
		If USART_CTRL3.CTSEN bit is set, this bit is set by hardware when the nCTS input
		changes. If USART_CTRL3.CTSIEN bit is set, an interrupt will be generated.
		This bit is cleared by software.
		0:nCTS status line has not changed.
		1:nCTS status line changes.
		Note: This bit is invalid for UART4/5.
8	LINBDF	LIN break detection flag.
		If USART_CTRL2.LINMEN bit is set, this bit is set by hardware when LIN
		disconnection is detected. If USART_CTRL2.LINBDIEN bit is set, an interrupt will
		be generated.
		This bit is cleared by software.
		0: LIN break character not detected.
		1: LIN break character detected.
7	TXDE	The Transmit data register empty.
		Set to 1 after power-on reset or data to be sent has been sent to the shift register.
		Setting USART_CTRL1.TXDEIEN will generate an interrupt.
		This bit is cleared to 0 when the software writes the data to be sent into USART_DAT.
		0: Send data buffer is not empty.



Bit Field	Name	Description
		1: The transmitting data buffer is empty.
6	TXC	Transmission complete.
		This bit is set to 1 after power-on reset. If USART STS.TXDE is set, this bit is set
		when the current data transmission is completed.
		Setting USART CTRL1.TXCIEN bit will generate an interrupt.
		This bit is cleared by software.
		0: Transmitting did not complete.
		1: Send completed.
5	RXDNE	The Read data register not empty.
		This bit is set when the read data buffer receives data from the shift register. When
		USART CTRL1.RXDNEIEN bit is set, an interrupt will be generated.
		Software can clear this bit by writing 0 to it or reading the USART DAT register.
		0: The read data buffer is empty.
		1: The read data buffer is not empty.
4	IDLEF	IDLE line detected flag.
•	IDEE	Within one frame time, the idle state is detected at the RX pin, and this bit is set to 1.
		When USART CTRL1.IDLEIEN bit is set, an interrupt will be generated.
		The software can clear this bit by reading USART_STS first and then reading
		USART DAT.
		0: No idle frame detected.
		1: idle frame detected.
		Note: IDLEF bit will not be set high again until USART_STS.RXDNE bit is set (that is,
		an idle line is detected again).
3	OREF	Overrun error
3	OKLI	With RXDNE set, this bit is set if the USART_DAT register receives data from the
		shift register. When USART_CTRL3.ERRIEN bit is set, an interrupt will be
		generated.
		The software can clear this bit by reading USART STS first and then reading
		USART DAT.
		0: No overrun error was detected.
		1: Overflow error detected.
2	NEF	Noise error flag.
2	1121	When noise is detected in the received frame, this bit is set by hardware. It is cleared
		by the software sequence (read first USART_STS, read USART_DAT again).
		0: No noise error detected.
		1: Noise error detected.
		Note: this bit will not generate an interrupt because it appears with
		USART_STS.RXDNE, and the hardware will generate an interrupt when setting the
		USART_STS.RXDNE flag. In the multi-buffer communication mode, if the
		USART_CTRL3.ERRIEN bit is set, an interrupt will be generated when the NEF flag
		is set.
1	FEF	Framing error.
1	LEL	Training CITOL




Bit Field	Name	Description
		When the data is not synchronized or a large amount of noise is detected, and the stop
		bit is not received and recognized at the expected time, it will be judged that a framing
		error has been detected, and this bit will be set to 1. First read USART_STS, then read
		USART_DAT can cleared this bit.
		0: No framing errors were detected.
		1: A framing error or a Break Character is detected.
		Note: this bit will not generate an interrupt because it appears with
		USART_STS.RXDNE, and the hardware will generate an interrupt when setting the
		USART_STS.RXDNE flag. If the currently transmitted data has both framing errors
		and overload errors, the hardware will continue to transmit the data and only set the
		USART_STS.OREF flag bit.
		In the multi-buffer communication mode, if the USART_CTRL3.ERRIEN bit is set, an
		interrupt will be generated when the FEF flag is set.
0	PEF	Parity error.
		This bit is set when the parity bit of the received data frame is different from the
		expected check value.
		The software can clear this bit by reading USART_STS first and then reading
		USART_DAT.
		0: No parity error was detected.
		1: Parity error detected.

# 23.7.3 USART Data Register (USART\_DAT)

Address offset: 0x04

Reset value: undefined (uncertain value)



Bit Field	Name	Description
31:9	Reserved	Reserved, the reset value must be maintained
8:0	DATV[8:0]	Data value
		Contains the data sent or received; Software can change the transmitted data by
		writing these bits, or read the values of these bits to obtain the received data.
		If parity is enabled, when the transmitted data is written into the register, the highest
		bit of the data (the 7th or 8th bit depends on USART_CTRL1.WL bit) will be replaced
		by the parity bit.




## 23.7.4 USART Baud Rate Register (USART\_BRCF)

Address offset: 0x08

Reset value: 0x0000 0000

Note: When USART\_CTRL1.UEN=1, this register cannot be written; The baud counter stops counting if USART CTRL1.TXEN or USART CTRL1.RXEN are disabled respectively.




Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:4	DIV_Integer[11:0]	Integer part of baud rate divider.
3:0	DIV_Decimal[3:0]	Fractional part of baud rate divider.

## 23.7.5 USART Control Register 1 Register (USART\_CTRL1)

Address offset : 0x0C

Reset value: 0x0000 0000



Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained
13	UEN	USART enable
		When this bit is cleared, the divider and output of USART stop working after the
		current byte transmission is completed to reduce power consumption. Software can set
		or clear this bit.
		0:USART is disabled.
		1:USART is enabled.
12	WL	Word length.
		0:8 data bits.
		1:9 data bits.
		Note: If data is in transit, this bit cannot be configured.



Bit Field	Name	Description
11	WUM	Wake up mode from mute mode.
		0: Idle frame wake up.
		1: Address identifier wake up.
10	PCEN	Parity control enable
		0: Parity control is disabled.
		1: Parity control is enabled.
9	PSEL	Parity selection.
		0: even check.
		1: odd check.
8	PEIEN	PE interrupt enable
		If this bit is set to 1, an interrupt is generated when USART_STS.PEF bit is set.
		0: Parity error interrupt is disabled.
		1: Parity error interrupt is enabled.
7	TXDEIEN	TXDE interrupt enable
		If this bit is set to 1, an interrupt is generated when USART_STS.TXDE bit is set.
		0: Send buffer empty interrupt is disabled.
		1: Send buffer empty interrupt is enabled.
6	TXCIEN	Transmit complete interrupt enable.
		If this bit is set to 1, an interrupt is generated when USART STS.TXC is set.
		0: Transmission completion interrupt is disabled.
		1: Transmission completion interrupt is enabled.
5	RXDNEIEN	RXDNE interrupt enable
		If this bit is set to 1, an interrupt is generated when USART_STS.RXDNE or
		USART STS.OREF is set.
		0: Data buffer non-empty interrupt o and overrun error interrupt are disabled.
		1: Data buffer non-empty interrupt o and overrun error interrupt are enabled.
4	IDLEIEN	IDLE interrupt enable.
		If this bit is set to 1, an interrupt is generated when USART STS.IDLEF is set.
		0:IDLE line detection interrupt is disabled.
		1: IDLE line detection interrupt is enabled.
3	TXEN	Transmitter enable.
		0: The transmitter is disabled.
		1: the transmitter is enabled.
2	RXEN	Receiver enable
		0: The receiver is disabled.
		1: the receiver is enabled.
1	RCVWU	The receiver wakes up
		Software can set this bit to 1 to make USART enter mute mode, and clear this bit to 0
		to wake up USART.
		In idle frame wake-up mode (USART_CTRL1.WUM=0), this bit is cleared by
		hardware when an idle frame is detected. In address wake-up mode
		(USART_CTRL1.WUM=1), when an address matching frame is received, this bit is




Bit Field	Name	Description
		cleared by hardware. Or when an address mismatch frame is received, it is set to 1 by
		hardware.
		0: The receiver is in normal operation mode.
		1: The receiver is in mute mode.
0	SDBRK	Send Break Character.
		The software transmits a break character by setting this bit to 1.
		This bit is cleared by hardware during stop bit of the break frame transmission.
		0: No break character was sent.
		1: Send a break character.

# 23.7.6 USART Control Register 2 Register (USART\_CTRL2)

Address offset: 0x10

Reset value: 0x0000 0000



Bit Field	Name	Description
31:15	Reserved	Reserved, the reset value must be maintained
14	LINMEN	LIN mode enable
		0:LIN mode is disabled
		1:LIN mode enabled
13:12	STPB[1:0]	STOP bits.
		00:1 stop bit.
		01:0.5 stop bit.
		10:2 stop bit.
		11:1.5 stop bit.
		Note: For UART4/5, only one stop bit and two stop bits are valid.
11	CLKEN	Clock enable
		0:CK pin is disabled
		1:CK pin enabled
		Note: This bit cannot be used for UART4/5.
10	CLKPOL	Clock polarity.
		This bit is used to set the polarity of CK pin in synchronous mode.
		0: CK pin remains low when it is not transmitted to the outside.
		1: CK pin remains high when it is not sent to the outside.
		Note: This bit is invalid for UART4/5.




Bit Field	Name	Description
9	CLKPHA	Clock phase.
		This bit is used to set the phase of CK pin in synchronous mode.
		0: Sample the first data at the first clock edge.
		1: Sample the first data at the second clock edge.
		Note: This bit cannot be used for UART4/5.
8	LBCLK	The Last bit clock pulse.
		This bit is used to set whether the clock pulse corresponding to the last transmitted
		data byte (MSB) is output on CK pin in synchronous mode.
		0: The clock pulse of the last bit of data is not output from CK.
		1: The clock pulse of the last bit of data will be output from CK.
		Note: This bit cannot be used for UART4/5.
7	Reserved	Reserved, the reset value must be maintained
6	LINBDIEN	LIN break detection interrupt enable.
		If this bit is set to 1, an interrupt will be generated when USART_STS.LINBDF bit is
		set.
		0: Disconnect signal detection interrupt is disabled.
		1: Turn-off signal detection interrupt enabled
5	LINBDL	LIN break detection length.
		This bit is used to set the length of the break frame.
		0:10 bit break detection
		1:11 bit break detection
		Note: LINBDL can be used to control the detection length of Break Characters in LIN
		mode and other modes, and the detection length is the same as that in LIN mode.
4	Reserved	Reserved, the reset value must be maintained
3:0	ADDR[3:0]	USART address.
		Used in the mute mode of multiprocessor communication, using address identification
		to wake up a USART device.
		In address wake-up mode (USART_CTRL1.WUM=1), if the lower four bits of the
		received data frame are not equal to the ADDR[3:0] value, USART will enter the mute
		mode; If the lower four bits of the received data frame are equal to the ADDR[3:0]
		value, USART will be awakened.

# 23.7.7 USART Control Register 3 Register (USART\_CTRL3)

Address offset: 0x14

Reset value : 0x0000 0000





Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained
10	CTSIEN	CTS interrupt enable.
		If this bit is set to 1, an interrupt will be generated when USART_STS.CTSF bit is set.
		0:CTS interrupt is disabled.
		1:CTS interrupt is enabled.
		Note: This bit cannot be used for UART4/5
9	CTSEN	CTS enable.
		This bit is used to enable the CTS hardware flow control function.
		0:CTS hardware flow control is disabled.
		1:CTS hardware flow control is enabled.
		Note: This bit cannot be used for UART4/5
8	RTSEN	RTS enable.
		This bit is used to enable RTS hardware flow control function.
		0:RTS hardware flow control is disabled.
		1:RTS hardware flow control is enabled.
		Note: This bit cannot be used for UART4/5
7	DMATXEN	DMA transmitter enable.
		0:DMA transmission mode is disabled.
		1:DMA transmission mode is enabled.
6	DMARXEN	DMA receiver enable.
		0:DMA receive mode is disabled.
		1:DMA receive mode is enabled.
5	SCMEN	Smartcard mode enable.
		This bit is used to enable Smartcard mode.
		0: Smartcard mode is disabled.
		1: Smartcard mode is enabled.
		Note: This bit cannot be used for UART4/5
4	SCNACK	Smartcard NACK enable.
		This bit is used for Smartcard mode to enable transmitting NACK when parity error
		occurs.
		0: Do not send NACK when there is a parity error.
		1: send NACK when there is a parity error.
		Note: This bit cannot be used for UART4/5
3	HDMEN	Half-duplex mode enable.
		This bit is used to enable half-duplex mode.




Bit Field	Name	Description
		0: Half-duplex mode is disabled.
		1: Half-duplex mode is enabled.
2	IRDALP	IrDA low-power mode.
		This bit is used to select the low power consumption mode for IrDA mode.
		0: Normal mode.
		1: Low power mode.
1	IRDAMEN	IrDA mode enable.
		0:IrDA is disabled.
		1:IrDA is enabled.
0	ERRIEN	Error interrupt enable.
		When DMA receive mode (USART_CTRL3.DMARXEN=1) is enabled, an interrupt
		will be generated when USART_STS.FEF, USART_STS. OREF or USART_STS.
		NEF bit is set.
		0: Error interrupt is disabled.
		1: Error interrupt enabled.

# 23.7.8 USART Guard Time and Prescaler Register (USART\_GTP)

Address offset: 0x18

Reset value: 0x0000 0000



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:8	GTV[7:0]	Guard time value in Smartcard mode.
		This bit field specifies the guard time in baud clock. In Smartcard mode, this function
		is required. The setting time of USART_STS.TXC flag is delayed by GTV[7:0] baud
		clock cycles.
		Note: This bit is invalid for UART4/5.
7:0	PSCV[7:0]	Prescaler value.
		In IrDA low power consumption mode:
		these bits are used to set the frequency division coefficient for dividing the peripheral
		clock (PCLK1/PCLK2) to generate low power consumption frequency.
		00000000: reserved-do not write this value.
		00000001: divide the source clock by 1.





In IrDA normal mode:

PSCV can only be set to 00000001.

In Smartcard mode:

PSCV[4:0] is used to set the frequency division of Smartcard clock generated by peripheral clock (PCLK1/ PCLK2).

Coefficient. The actual frequency division coefficient of is twice the set value of PSCV[4:0].

0000: reserved-do not write this value.

0001: Divide the source clock by 2.

0010: Divide the source clock by 4.

...

1111: Divide the source clock by 62.

In Smartcard mode, PSCV[7:5] is reserved.

Note: This bit is invalid for UART4/5.



# 24 Low Power Universal Asynchronous Receiver Transmitter (LPUART)

## 24.1 Introduction

Low power universal asynchronous receiver transmitter (LPUART) is a low power, full duplex, asynchronous serial communication interface. The LPUART can be clock provided by LSE, HSI, SYSCLK and PCLK1. When 32.768kHz LSE is selected as the clock source, the LPUART can work in STOP2 low-power mode with a maximum communications up to 9600bps. LPUART supports receiving data wake-up. By configuring wake-up events, the CPU in STOP2 mode can be woken up.

At the same time, when MCU works in RUN mode, LPUART can also be used as a common asynchronous serial port. Users can switch the clock source to HSI, SYSCLK and PCLK1 to obtain higher communication speed.

## 24.2 Main Features

- Full duplex asynchronous communication
- Selectable clock source of HSI, LSE, SYSCLK, or PCLK1
- Fractional baud rate generator system: Programmable baud rate shared by sending and receiving up to 1Mbits/s;baud rates from 300bps to 9600bps when using 32.768 kHz clock source (LSE)
- Fixed 8-bit data word length, 1 stop bit and optional 1 parity bit
- Support DMA data transfer
- Support hardware flow control
- Transfer detection flag: Receive buffer full, Receive buffer half full, Receive buffer not empty, Receive buffer overrun, Transmission complete
- Parity control: Odd and even parity selection, Parity can be disable
- Error detection flag: Parity error, Overrun error, Noise error
- 32 byte receive buffer
- Baud rate error correction at low frequencies
- Configurable sampling method of 1 or 3 samples
- Noise detection
- Configurable flow control RTS threshold
- Support for STOP2 mode wake-up, wake-up source ceb be configurred
  - Start bit detection
  - Receive buffer non-empty detection
  - Oneconfigurable receive byte



- Oneprogrammable 4-byte frame

## 24.3 Functional Block Diagram

CPU/DMA Receive data register(RDR) Transmission data register(TDR) Receive buffer Transmission shift register TX ○ Receive shift register RX O RTS ○◀ CTRL register Hardware data flow CTS ○ control Wake up Tx control Rx control controller STS register Interrupt control INTEN register Baud rate generator Transmitter Receiver baud baud rate rate control control BRCFG1 register BRCFG2 register

Figure 24-1 LPUART Block Diagram

## 24.4 Function Description

As shown in Figure 24-1, bidirectional LPUART communication requires at least two pins: receiving data input (RX) and sending data output (TX).

**RX(Receive Data Input):** When the number of samples is 3, data and noise can be distinguished.

**TX(Transmit Data Output):** When transmitting is enabled, the pin defaults to be high level.



The following pins are required in hardware flow control mode:

CTS (Clear To Send): When transmitter detects that CTS is valid (low level), the next data is sent.

RTS (Request To Send): When receiver is ready to receive new data, pull the RTS pin low.

LPUART has the following characteristics:

- The bus should be in an idle state when not sending or receiving
- One start bit
- One data word (8 bits) with the least significant bits first
- One stop bit, indicating the end of a data frame
- A status register (LPUART STS)
- Data register (LPUART DAT)
- Two baud rate configuration registers (LPUART\_BRCFG1 and LPUART\_BRCFG2) using fractional baud rate generators:16-bit integer and 8-bit decimal representations


For specific definitions of each bit in the registers above, please refer to Section 24.6 of register Description.

### 24.4.1 LPUART Frame Format

The LPUART data word length is fixed at 8 bits (see Figure 24-2). During the start bit, TX pin is at a low level and during the stop bit it is at a high level. The parity bit follows the data word when enabled.

Both transmitting and reception are driven by two different baud clock generators. When the LPUART\_CTRL.TXEN of transmitter is set, the corresponding baud clock generator generates baud clock. When the start bit is received, the receiver's corresponding baud clock generator generates the clock.

Figure 24-2 Frame Format



Note: In this chapter, unless special instruction, setting means that a register is set to state '1', and resetting or clearing means that a register is set to state '0'. Hardware or programs may set or clear a register. Please refer to this chapter for details.

### 24.4.2 Transmitter

When the Transmit Enable bit (LPUART\_CTRL.TXEN) is set and there is data in the buffer, the transmitter sends 8-bit data words. The data in the shift register is output on the TX pin.



### 24.4.2.1 Transmission process

During an LPUART transmission, the least significant bit of the data is shifted out on TX pin. In this mode, the LPUART DAT register contains a buffer between the internal bus and the transmitter shift register (see Figure 24-1).

Each character is preceded by a low level starting bit; and is terminated by a stop bit.

Note: You cannot reset the LPUART\_CTRL.TXEN bit during data tranmission, otherwise the data on the TX pin will be corrupted because the baud rate counter stops counting. The current data being transferred will be lost.

The steps for LPUART to send data as follows:

- 1. Configure baud rate, parity check, DMA, flow control, etc.
- 2. Set the LPUART\_CTRL.TXEN bit to enable data transmission.
- 3. Write data to the LPUART\_DAT register.
- 4. Check if the LPUART\_STS.TXC flag is set, it means the transmission is over. If the flag is set, write 1 to the LPUART\_STS.TXC bit to clear the flag.
- 5. Check the LPUART\_STS.PEF bit to confirm whether the parity is wrong.
- 6. Otherwise, go to Step 3 and send the next data.

*Note: Be sure to initialize the LPUART module before using the transmitter.* 

Initialization of LPUART proceeds as follows:

- 1. Set all flag bits in the LPUART STS register to clear the interrupt flag.
- 2. To enable the interrupt function, configure LPUART\_INTEN.
- 3. Set LPUART CTRL.FLUSH clear the RX buffer.

When transmit data:

- After configuring the baud rate and setting LPUART\_CTRL.TXEN, the CPU can write directly to the LPUART\_DAT register to send data.
- When a frame transmission is completed (after the stop bit is sent), the LPUART\_STS.TXC bit is set. If the LPUART INTEN.TXCIE bit is set, an interrupt occurs immediately.
- After the last data byte is written to the LPUART\_DAT register, you must wait for LPUART\_STS.TXC=1 before shutting down the LPUART module or setting the microcontroller into low-power mode.




Figure 24-3 TXC Changes During Transmission

### 24.4.3 Receiver

#### 24.4.3.1 Start bit detection

If the LPUART\_CTRL.SMPCNT bit is 0, that is, the number of samples is 3, and when there are at least two 0s in the three sample numbers, the start bit is valid. Otherwise it will be invalid.

Sampling Values	NF State	Received Bit Value	Start Bit Validity
000	0	0	effective
001	1	0	effective
010	1	0	effective
011	1	1	invalid
100	1	0	effective
101	1	1	invalid
110	1	1	invalid
111	0	1	invalid

### 24.4.3.2 Receive process

During LPUART reception, the least significant bits of data are first moved in from the RX pin. In this mode, the LPUART DAT register contains a buffer between the internal APB bus and the receive shift register.

The steps for LPUART to receive data are as follows:

- 1. Configure baud rate, parity check, wake up event/enable, sampling mode, DMA, flow control, etc.
- 2. Check the interrupt flags of the LPUART\_STS register: buffer is not empty, buffer is half full, buffer is full, buffer overrun;
- 3. Read the data by reading the LPUART DAT register.

nsing.com.sg

**N**SING

4. Return to Step 2 and continue receiving data.

Note: Please be sure to initialize the LPUART module before using the receiver.

When receiving a data frame:

 The LPUART\_STS.FIFO\_NE bit is set, and the contents of the shift register are transferred to the RDR (Receiver Data Register). In other words, the data has been received and can be read (including its associated error flags).

• If the LPUART INTEN.FIFO NEIEN bit is set, an interrupt is generated.

• Frame errors (parity detection errors), noise or overrun errors are detected during reception, so the error flag will be set.

• In multi-buffer communication mode, the LPUART\_STS.FIFO\_NE flag bit is placed after each byte received and cleared by DMA's read operation on the data register.

• In single buffer mode, the software can clear LPUART\_STS.FIFO\_NE bits by reading the LPUART\_DAT register or by writing 0.The LPUART\_STS.FIFO\_NE bit must be cleared before the end of the next frame of data reception to avoid overrun errors.

24.4.3.3 Overrun error

The LPUART receiving data buffer has a total of 32 bytes. The LPUART\_STS.FIFO\_FU flag will be set after receiving 32 bytes of data. When the buffer data is not read out and causes LPUART\_STS.FIFO\_FU to be not reset in time, if next character is received, an overrun error occurs. This character will be discarded by the hardware. Data can only be transferred from the shift register to the receiving data buffer if the LPUART\_STS.FIFO\_FU bit is cleared. If the next data has been received or the previous DMA request has not been served, the LPUART\_STS.FIFO\_FU flag is still set and an overrun error occurs.

When an overrun error occurs:

• The LPUART STS.FIFO OV bit is set.

• The receiving data buffer content will not be lost. Reading the LPUART\_DAT register still returns the previous data.

The contents of the shift register will be overwritten. Any subsequent data received will be lost.

• If the LPUART INTEN.FIFO OVIE bit is set, an interrupt is generated.

LPUART DAT register read operation, reset LPUART STS.FIFO OV.

**24.4.3.4** Noise error

Noise errors use an over-sampling technique (if the LPUART\_CTRL.SMPCNT bit is 0, that is, the number of samples is 3) to recover data by distinguishing valid input data from noise.

Receiving signal line

Sampling clock

The length of a bit

Figure 24-4 Data Sampling for Noise Detection

Table 24-1 Data Sampling for Noise Detection

Sampling Values	NF State	Received Bit Value
000	0	0
001	1	0
010	1	0
011	1	1
100	1	0
101	1	1
110	1	1
111	0	1

When noise is detected in a receiving frame, you can do the following:

- If three sample values are inconsistent, set the LPUART STS.NF flag immediately.
- The received data is transferred from the shift register to the buffer.
- Software write 1 clears the LPUART STS.NF flag bit.

### 24.4.4 Fractional Baud Rate Generation

Baud rate frequency division coefficient is divided into 16-bit integer part and 8-bit decimal part. The baud rate generator uses the value of the combination of these two parts to determine the baud rate. The fractional baud rate divider will enable the LPUART to generate all standard baud rates.

Baud rate frequency division coefficient (LPUARTDIV) has the following relationship with system clock (PCLK):

$$TX/RX$$
 band rate =  $f_{CLK} / (LPUARTDIV)$ 

Here the  $f_{CLK}$  is the clock for LPUART (the clock source of LPUART can be HSI, LSE, SYSCLK, or PCLK1). The value of LPUARTDIV is set in the baud rate configuration registers LPUART BRCFG1 and LPUART BRCFG2.

Note: After writing LPART\_BRCFG1 and LPUART\_BRCFG2, the baud rate counter is replaced with the new value of the baud rate register. Therefore, do not change the value of the baud rate register during communication.



## 24.4.4.1 Configure baud rates through LPUART\_BRCFG1 and LPUART\_BRRCFG2

For example, baud rate = 4800bps, clock frequency = 32768Hz.

LPUARTDIV = 32768/4800 = 6.82667.LPUART\_BRCFG1 = 6 and the value of LPUART\_BRCFG2 is calculated by adding fractions in the table below (the value of LPUART\_BRCFG2 is 0xEFh).

Decimal Addition	Carry To The Next Integer	Bit Field	Value
0.82667 + 0.82667 = 1.65333	YES	DECIMAL0	1
1.65333 + 0.82667 = 2.48000	YES	DECIMAL1	1
2.48000 + 0.82667 = 3.30667	YES	DECIMAL2	1
3.30667 + 0.82667 = 4.13333	YES	DECIMAL3	1
4.13333 + 0.82667 = 4.96000	NO	DECIMAL4	0
4.96000 + 0.82667 = 5.78667	YES	DECIMAL5	1
5.78667 + 0.82667 = 6.61333	YES	DECIMAL6	1
6.61333 + 0.82667 = 7.44000	YES	DECIMAL7	1

When LSE clock (32.768KHz) is used, the values of baud rate configuration registers LPUART\_BRCFG1 and LPUART\_BRCFG2 with different baud rate Settings are as follows:

Baud Rate	Divisor	LPUART_BRCFG1	LPUART_BRCFG2
300	109.2267	6Dh	88h
600	54.6133	36h	ADh
1200	27.3067	1Bh	24h
2400	13.6533	0Dh	6Dh
4800	6.8267	06h	EFh
9600	3.4133	03h	4Ah

Note: The lower the clock frequency of the CPU, the lower the accuracy of a particular baud rate.

If the MCU is powered by 3.3V, the LPUART band rate should be within 1Mbps, and if the MCU is powered by 1.8V, the LPUART band rate should be within 115200bps.

## 24.4.5 Parity Control

Reset the LPUART\_CTRL.PCDIS bit, enable parity control (generate a parity bit when sending, parity check when receiving), set or reset the LPUART\_CTRL.PSEL bit selection to use odd or even check. LPUART frame formats are listed in the table below.



#### **Table 24-2 Parity Frame Format**

PCDIS bit	LPUART Frame
0	Start bit   8-bit data   parity bit   stop bit
1	Start bit   8 bits data   stop bit

Transfer mode: Parity is enabled by resetting the LPUART CTRL.PCDIS bit. If parity fails, the LPUART STS.PEF flag is set to '1', and an interrupt occurs if LPUART INTEN.PEIE is set.

Odd parity: LPUART CTRL.PSEL=1.

Make the number of '1' in one frame data (including parity bit) be an odd number. For example: if Data=11000101, there are 4 '1's, then the parity bit will be '1' (5 '1' in total).

Even parity: LPUART CTRL.PSEL=0.

Make the number of '1' in one frame data (including parity bit) be an even number. For example: if Data=11000101, there are 4 '1's, then the parity bit will be '0' (4 '1' in total).

## 24.4.6 DMA Application

LPUART can access the transmit data register (TDR) and receive buffer respectively through DMA.

#### 24.4.6.1 DMA transmission

The steps for assigning a DMA channel to the LPUART transmissions are as follows (x indicates the channel number):

- Configure the LPUART DAT register address as the destination address for DMA transfer, and the memory address as the source address for DMA transfer.
- 2. Set the total number of bytes to be transmitted.
- 3. Set the channel priority.
- 4. Configure to generate DMA interrupts when the transfer is half or all complete.
- 5. Activate the channel.

Completing a DMA transfer will generate an interrupt on the corresponding DMA channel. In transmission mode, when the DMA has finished the data transfer, the DMA controller sets the DMA INTSTS.TXCFx flag. The LPUART STS.TXC flag bit is asserted by the hardware to indicate that the transfer is completed. The software needs wait for LPUART\_STS.TXC=1.

Email: sales@nsing.com.sg




Figure 24-5 Sending Using DMA

## 24.4.6.2 DMA reception

The steps for assigning a DMA channel to the LPUART receiving are as follows (x indicates the channel number):

- 1. Configure the LPUART\_DAT register address as the source address for transmission and the memory address as the destination address for transmission through the DMA configuration register.
- 2. Configure the number of DMA bytes to be transferred.
- 3. Configure the channel priority on the DMA register for data transfer.
- 4. Configure interrupts to generate DMA interrupts when the transfer is half or all complete.
- 5. Activate the channel.

When completing the transfer specified by the DMA controller, the DMA controller generates an interrupt on the DMA channel interrupt vector.






Figure 24-6 Receiving Using DMA

### 24.4.7 Hardware Flow Control

Hardware flow control functions through CTS input and RTS output. The following figure shows how two devices are connected in this mode.




Figure 24-7 Hardware Flow Control Between Two LPUART

RTS and CTS flow control can be independently enabled by setting LPUART\_CTRL.RTSEN and LPUART\_CTRL.CTSEN.


#### 24.4.7.1 RTS flow control

If RTS flow control is enabled (LPUART CTRL.RTSEN=1), the RTS will be driven high (active) when the RTS



threshold condition is achieved, otherwise it will be driven low. How is the RTS valid can be selected by the LPUART CTRL.RTS THSEL[1:0] bits. The RTS threshold can be selected to be effective when the FIFO is half full, 3/4 full, or full. Below is an example of communication with RTS flow control enabled.

Figure 24-8 RTS Flow Control



#### 24.4.7.2 CTS flow control

If CTS flow control is enabled (LPUART CTRL.CTSEN=1), the sender will check the CTS pin to decide whether or not send data before sending the next frame. If the CTS is pulled low (valid), the transmitter sends data (assuming that data is ready to be sent). If the CTS is pulled up during transmission, the transmission of the current data frame is stopped after transmission.

If CTS flow control is enabled (LPUART CTRL.CTSEN=1), the signal of CTS pin will be changed. See Figure 24-9 for enabling CTS flow control.




Figure 24-9 CTS Flow Control



## 24.4.8 Low Power Wake Up

LPUART can work in STOP2 mode. If the LPUART\_CTRL.WUSTP is set, it can wake up the system on EXTI line 23 when a specific waking up event occurs.

The LPUART waking up event can be handled in the following ways (through the LPUART CTRL.WUSEL[1:0]):

- A waking up event is generated when a start bit is detected
- A waking up event is generated when the receive buffer non-empty flag is set
- A waking up event is generated when data is received and the first byte matches LPUART\_WUDAT[7:0]
- A waking up event is generated when data is received and four bytes match LPUART\_WUDAT[31:0]

When waking up event occurs, the LPUART\_STS.WUF bit will be set.

## 24.5 Interrupt Request

**Table 24-3 LPUART Interrupt Requests** 

Interrupt	Interrupt Event	Event Flag	Enable Bit
	Parity check error	PEF	PEIE
	TX complete	TXC	TXCIE
	Receive buffer overrun	FIFO_OV	FIFO_OVIE
LPUART global interrupt	Receive buffer full	FIFO_FU	FIFO_FUIE
	Receive buffer half full	FIFO_HF	FIFO_HFIE
	Receive buffer not empty	FIFO_NE	FIFO_NEIE
	Wake up in STOP2 mode	WUF	WUFIE

LPUART interrupt events are logical OR. If the corresponding enable control bit is set, these events can generate their own interrupt, but only one interrupt request can be generated at the same time.

## 24.6 LPUART Registers

## 24.6.1 LPUART Register Overview

**Table 24-4 LPUART Register Overview** 

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	LPUART_STS											Re	eserve	ed											NF	WUF	CLS	FIFO_NE	FIFO_HF	UT_OTIT	VO_OTH	TXC	PEF
	Reset Value																								0	0	0	0	0	0	0	0	0
004h	LPUART_INTEN												Re	eserve	:d												WUFIE	FIFO_NEIE	FIFO_HFIE	FIFO_FUIE	FIFO_OVIE	TXCIE	PEIE
	Reset Value																										0	0	0	0	0	0	0
008h	LPUART_CTRL								Re	eserve	d								SMPCNT	WU [1	SEL :0]	RTSEN	CTSEN	RTS_ TH	SEL[1:0]	WUSTP	DMA_RXEN	DMA_TXEN	LOOPBACK	PCDIS	FLUSH	TXEN	PSEL
	Reset Value																		0	0	0	0	0	1	0	0	0	0	0	0	0	0	0



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	6	∞	7	9	2	4	3	2	-	0
00Ch	LPUART_BRCFG1		Reserved								GER[15:0]																						
	Reset Value																	0	0	0	0	0	0	0	1	0	1	1	1	0	1	0	0
010h	LPUART_DAT												Rese	rved															DAT	[7:0]			
	Reset Value																									0	0	0	0	0	0	0	0
014h	LPUART_BRCFG2												Rese	rved														D	ECIM	AL[7	:0]		
	Reset Value																									0	0	0	0	0	0	0	0
018h	LPUART_WUDAT															W	UDA	T[31:	:0]														
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# 24.6.2 LPUART Status Register (LPUART\_STS)

Address offset: 0x00

31															16
				·			Rese	rved							
	1	I				1	lI			1	1				1
15						9	8	7	6	5	4	3	2	1	0
	1		Reserved		1	1	NF	WUF	CTS	FIFO_NE	FIFO_HF	FIFO_FU	FIFO_OV	TXC	PEF
	•						rc_w1	rc_w1	r	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1


Bit Field	Name	Description
31:9	Reserved	Reserved, the reset value must be maintained.
8	NF	Noise detected flag.
		When noise is detected in the received frame, this bit is set by hardware. This bit is
		cleared by the software.
		0: No noise is detected.
		1: Noise is detected.
7	WUF	Wakeup from STOP2 mode Flag.
		0: No wake up event is detected.
		1: A wake up event is detected.
6	CTS	CTS signal (hardware flow control) flag.
		Once the sender requests to send data, it is ready to receive it.
		0: CTS line is reset.
		1: CTS line is set.
5	FIFO_NE	FIFO non-empty flag.
		0: Buffer is empty.
		1: Buffer is not empty.RX data is ready to be read
4	FIFO_HF	FIFO half full flag.
		0: Buffer is not half full.
		1: Buffer is half full.RX data should be read before the buffer is full
3	FIFO_FU	FIFO full flag.



Bit Field	Name	Description
		0: Buffer is not full.
		1: Buffers is full.RX data should be read out in preparation for receiving new data
2	FIFO_OV	FIFO overrun flag.
		0: Buffer did not overrun
		1: Buffer overrun.
1	TXC	TX complete flag.
		0: TX is disabled or not complete.
		1: TX transmission is complete.
0	PEF	Parity check error flag.
		0: No parity error detected.
		1: Parity error detected

# 24.6.3 LPUART Interrupt Enable Register (LPUART\_INTEN)

Address offset: 0x04



Bit Field	Name	Description
31:7	Reserved	Reserved, the reset value must be maintained.
6	WUFIE	Wake up interrupt enable
		0: Disable wake up interrupt
		1: Enable wake up interrupt
5	FIFO_NEIE	Receive buffer not empty interrupt enable
		0: Disable buffer non-empty interrupt
		1: Enable buffer non-empty interrupt
4	FOFO_HFIE	Receive buffer half-full interrupt enable
		0: Disables buffer half-full interrupt
		1: Enables buffer half-full interrupt
3	FOFO_FUIE	Receive buffer full interrupt enable
		0: Disables buffer full interrupt
		1: Enable buffer full interrupt
2	FIFO_OVIE	Receive buffer overrun interrupt enable
		0: Disables buffer overrun interrupt
		1: Enable buffer overrun interrupt
1	TXCIE	TX complete interrupt enable
		0: Disable TX complete interrupt
		1: Enable TX complete interrupt



Bit Field	Name	Description
0	PEIE	Parity check error interrupt enable
		0: Disable parity error interrupt
		1: Enable parity error interrupt

## 24.6.4 LPUART Control Register (LPUART\_CTRL)

Address offset: 0x08

	1 1				1	-		1			1	ı	1		1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	SMPCNT	WUSE	L[1:0]	RTSEN	CTSEN	RTS_TH	SEL[1:0]	WUSTP	DMA_ RXEN	DMA_ TXEN	LOOP BACK	PCDIS	FLUSH	TXEN	PSEL
	rw	rv	N	rw	rw	rv	W	rw	rw	rw	rw	rw	rw	rw	rw

Name	Description
Reserved	Reserved, the reset value must be maintained.
SMPCNT	Specify sampling method
	0: 3 sample bits, noise detection is allowed (LPUARTDIV should be large
	enough, such as greater than 10)
	1: 1 sample bits, closed noise detection
WUSEL[1:0]	Wake up event selection.
	00: Start bit detection
	01: Non-empty detection of receive buffer
	10: A configurable receive byte
	11: A programmable 4-byte frame
RTSEN	RTS hardware flow control enable
	0: Disables RTS hardware flow control
	1: Enables RTS hardware flow control
CTSEN	CTS hardware flow control enable
	0: Disables CTS hardware flow control
	1: Enables CTS hardware flow control
RTS_THSEL[1:0]	RTS threshold selection
	00: When FIFO is half full, RTS is effective (pull up)
	x1: When FIFO is 3/4 full, RTS effective (pull up)
	10: When FIFO is full, RTS effective (pull up)
WUSTP	LPUART STOP2 mode wakeup enabled
	0: Cannot wake up STOP2 mode
	1: Can wake up the STOP2 mode
DMA_RXEN	DMA RX request enable
DMA_TXEN	DMA TX request enable
LOOKBACK	Loopback self-test
	Reserved SMPCNT  WUSEL[1:0]  RTSEN  CTSEN  RTS_THSEL[1:0]  WUSTP  DMA_RXEN DMA_TXEN



Bit Field	Name	Description
		0: Normal mode
		1: Loopback self-test mode
3	PCDIS	Parity control
		0: Enables parity bit
		1: Disables parity bit
2	FLUSH	Clear receive buffer
		0: Disables buffer clear
		1: Clear buffer content
1	TXEN	TX enable
		0: Disables TX
		1: Enables TX
0	PSEL	Odd parity enable
		0: Even parity
		1: Odd parity

## 24.6.5 LPUART Baud Rate Configuration Register 1 (LPUART\_BRCFG1)

Address offset: 0x0C

Reset value: 0x0000 0174


31												16
Reserved												
15												0
							INTEGI	ER[15:0]				
	rw							J				

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	INTEGER[15:0]	Baud rate configuration register 1.
		The calculation of baud rate configuration register 1 is as follows:
		If the baud rate is 9600bps and the clock frequency is 32768Hz.
		LPUARTDIV = 32768/9600 = 3.4133
		In this case, the integer part of the LPUARTDIV is 3 and the decimal part is
		0.4133.LPUART_BRCFG1 = 3.LPUART_BRCFG2 will be used for baud rate
		error correction. For the 3-bit sampling method with noise detection characteristics,
		LPUARTDIV is not large enough at this time, so 1-bit sampling method should be
		adopted to avoid sampling error.

# 24.6.6 LPUART Data Register (LPUART\_DAT)

Address offset: 0x10





Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7:0	DAT[7:0]	Write to the data register when sending
		Read the data register when receiving

## 24.6.7 LPUART Baud Rate Configuration Register 2 (LPUART\_BRCFG2)

Address offset: 0x14

Reset value: 0x0000 0000



1 11

Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7:0	DECIMAL[7:0]	Baud rate configuration register 2 is used for baud rate error correction at low
		frequencies.For example,
		If the baud rate is 4800bps and the clock frequency is 32768Hz.
		LPUARTDIV = 32768/4800 = 6.8266
		LPUART_BRCFG1 = 6.In this case, to correct the baud rate error, you should
		configure register 2 with baud rate. For details on how to configure register 2, refer
		to the section "Fractional Baud Rate Generation".

## 24.6.8 LPUART Wake Up Data Register (LPUART\_WUDAT)

Address offset: 0x18



Bit Field	Name	Description
31:0	WUDAT[31:0]	When LPUART_CTRL.WUSEL[1:0] = 1x, WUDAT[31:0] is used to check





Bit Field	Name	Description
		whether the conditions for wake up from STOP2 mode is matched (byte match or
		frame match):
		LPUART_CTRL.WUSEL[1:0] = 10 is used to wake up byte matching. In this case,
		the first byte is valid
		LPUART_CTRL.WUSEL[1:0] = 11 is used to wake up frame matching. In this
		case, all 4 bytes are valid



## 25 Serial Peripheral Interface/Inter-IC Sound (SPI/I<sup>2</sup>S)

## 25.1 Introduction

This module is about SPI/I<sup>2</sup>S. It works in SPI mode by default and users can choose to use I<sup>2</sup>S by setting the value of registers.

Serial peripheral interface (SPI) is able to work in master or slave mode, support full-duplex and simplex high-speed communication mode, and have hardware CRC calculation and configurable multi-master mode.

On-chip audio interface (I<sup>2</sup>S) is able to work in master and slave modes in half-duplexcommunication, and supports four audio standards: Philips I<sup>2</sup>S standard, MSB alignment standard, LSB alignment standard and PCM standard.

Both of them are synchronous serial interface communication protocols.

## 25.2 Main Features

### **25.2.1 SPI Features**

- 3-wire full-duplex synchronous transmission
- Two-wire simplex synchronous transmission with or without a third bidirectional data line
- 8 or 16 bit transmission frame format selection
- Master or slave operations
- Support multi-master mode
- 8 master mode baud rate prescaler coefficient (Max f<sub>PCLK</sub>/2)
- Slave mode frequency (Max f<sub>PCLK</sub>/2)
- Fast communication between master mode and slave mode
- NSS can be managed by software or hardware in both master and slave modes: dynamic change of master/slave modes
- Programmable clock polarity and phase
- Programmable data order, MSB before or LSB before
- Dedicated send and receive flags that trigger interrupts
- SPI bus busy flag
- Hardware CRC for reliable communication:
  - In send mode, the CRC value can be sent as the last byte
  - In full-duplex mode, CRC is automatically performed on the last byte received
- Master mode failures, overloads, and CRC error flags that trigger interrupts



- Single-byte send and receive buffer with DMA capability: generates send and receive requests
- Maximum interface speed: 16Mbps

## 25.2.2 I<sup>2</sup>S Features

- Simplex communication (send or receive only)
- Master or slave operations
- 8-bit linear programmable prescaler for accurate audio sampling frequencies (8KHz to 96KHz)
- The data format is 16, 24, or 32 bits
- Audio packet frame is 16 bit (16 bit data frame) or 32 bit (16, 24 or 32 bit data frame)
- Programmable clock polarity (steady state)
- The overflows flag bit in slave sending mode and the overflows flag bit in master/slave receiving mode
- 16-bit data registers are used for sending and receiving, with one register at each end of the channel
- Supported I<sup>2</sup>S protocols:
  - I<sup>2</sup>S Philips standard
  - MSB alignment standard (left aligned)
  - LSB alignment standard (right aligned)
  - PCM standard (16-bit channel frame with long or short frame synchronization or 16-bit data frame extension to 32-bit channel frame)
- The data direction is always MSB first
- Both send and receive have DMA capability

The master clock can be output to external audio devices at a fixed rate of 256xFs(Fs is the audio sampling frequency)



## 25.3 SPI function Description

## 25.3.1 General Description

address and data bus Read Receive buffer MOSI LSBFF SPI CTRL2 control bit Shift register SSOEN TDMAEN RDMAEN MISO SPL STS Send buffer BUSY OVER MODERR UNDER CHSIDE RNE Communication circuit LSBFF SPIEN BR[2:0] MSEL Baud rate generator Фsclk SPI CTRL1 BIDIRM BIDIRO DATFF RONLY CRCEN SSMEN SSEL Main controller Фnss

Figure 25-1 SPI Block Diagram

To connected external devices, SPI has four pins, which are as follows:

- SCLK: serial clock pin. Serial clock signal is output from the SCLK pin of master device and input to SCLK pin of slave device.
- MISO: master input/slave output pin. Data is received from the MISO pin of master device and send by the MISO pin of slave device.
- MOSI: master output/slave input pin. Data is transmitted by the MOSI pin of master device and received from the MOSI pin of slave device.
- NSS: chip select pin. There are two types of NSS pin, internal pin and external pin. If the internal pin detects a high level, SPI works in the master mode. Conversely, SPI works in the slave mode. Users can use a standard I/O pin of the master device to control the NSS pin of the slave device.

### Software NSS mode



The software slave device management is enabled when SPI CTRL1.SSMEN = 1 (Figure 25-2).

The NSS pin is not used in software NSS mode. In this mode the internal NSS signal level is driven by writing the SPI CTRL1.SSEL bit (master mode SPI CTRL1.SSEL = 1, slave mode SPI CTRL1.SSEL = 0).

#### Hardware NSS mode

The software slave device management is disabled when SPI CTRL1.SSMEN = 0.

NSS input mode: The NSS output of the master device is disabled (SPI\_CTRL1.MSEL = 1, SPI\_CTRL2.SSOEN = 0), allowing operation in multi-master mode. The master should connect NSS pin to the high level and the slave should connect NSS pin to the low level during the entire data frame transfer.

NSS output mode: NSS output of the master device is enable (SPI\_CTRL1.MSEL = 1, SPI\_CTRL2.SSOEN = 1). SPI as the master device must pull the NSS pin to low level, all devices which connected to the master device and set to NSS hardware mode, will detect low level and enter the slave mode automatically. If the master device cannot pull the NSS pin to low level, device will enter the slave mode and generates the master mode failure error.

Note: The choice of software mode or hardware mode depends on whether NSS control is needed in the communication protocol. If not, you can choose the software mode, and release a GPIO pin for other purposes.




Figure 25-2 Selective Management Of Hardware/Software

The following figure is an example of the interconnection of single master and single slave devices






Figure 25-3 Master And Slave Applications

Note: NSS pin is set as input

SPI is a ring bus structure. The master device outputs a synchronous clock signal through the SCK pin, the MOSI pin of the master device is connected to the MOSI pin of the slave device, and the MISO pin of the master device is connected to the MISO pin of the slave device, so that data can be transferred between devices. Continuous data transfer between master and slave, sending data to slave through MOSI pin and slave sending data to master through MISO pin.

## **SPI timing mode**

User can select the clock edge of data capture by setting SPI CTRL1.CLKPOL bit and SPI CTRL1.CLKPHA bit.

- When CLKPOL = 0, CLKPHA = 0, the SCLK pin will keep low in idle state, and the data will be sampled at the first edge, which is rising edge.
- When CLKPOL = 0, CLKPHA = 1, the SCLK pin will keep low in idle state, and the data will be sampled at the second edge, which is falling edge.
- When CLKPOL = 1, CLKPHA = 0, the SCLK pin will keep high in idle state, and the data will be sampled at the first edge, which is falling edge.
- When CLKPOL = 1, CLKPHA = 1, the SCLK pin will keep high in idle state, and the data will be sampled at the second edge, which is rising edge.

Regardless of the timing mode used, the master and slave configuration must be the same.

Figure 25-4 is the combination timing of four CLKPHA and CLKPOL bits transmitted by SPI when the SPI\_CTRL1.LSBFF=0.






Figure 25-4 Data Clock Timing Diagram

#### Data format

User can selects the data order by setting the SPI\_CTRL1.LSBFF bit. When SPI\_CTRL1.LSBFF = 0, SPI will send the high-order data (MSB) first; When SPI\_CTRL1.LSBFF = 1, SPI will send low-order data (LSB) first.

User can selects the data frame by setting the SPI CTRL1.DATFF bit.

## 25.3.2 SPI Operating Mode

Master full duplex mode (SPI\_CTRL1.MSEL = 1, SPI\_CTRL1.BIDIRMODE = 0, SPI\_CTRL1.RONLY = 0)

After the first data is written to the SPI\_DAT register, the transmission will start. When the first bit of the data is sent, the data bytes are loaded from the data register into the shift register in parallel, and then according to the configuration of the SPI\_CTRL1.LSBFF bit, the data bits follow the MSB or LSB order are serially shifted to the



MOSI pin. At the same time, the data receives on the MISO pin is serially shifted into the shift register in the same order and then loaded into the SPI DAT register in parallel. The software operation process is as follows:

- 1. Set SPI CTRL1.SPIEN = 1, enable SPI module.
- 2. Write the first data to be sent into SPI DAT register (this operation will clear SPI STS.TE bit).
- 3. Wait for SPI\_STS.TE bit to be set to '1', and write the second data to be sent into SPI\_DAT. Wait for SPI\_STS.RNE bit to be set to '1', read SPI\_DAT to get the first received data, and the SPI\_STS.RNE bit will be cleared by hardware while reading SPI\_DAT. Repeat the above operation, sending subsequent data and receiving n-1 data at the same time;
- 4. Wait for SPI STS.RNE bit to be set to '1' to receive the last data;
- 5. Wait for SPI STS.TE to be set to '1', then wait for SPI STS.BUSY bit to be cleared and turn off SPI module.

The process of data sending and data receiving can also be implemented in the interrupt handler generated by the rising edge of the SPI STS.RNE or SPI STS.TE flag.




Figure 25-5 Change of TE/RNE/BUSY During Continuous Transmission in Master Full Duplex Mode

 Master two-wire one-way send-only mode (SPI\_CTRL1.MSEL = 1, SPI\_CTRL1.BIDIRMODE = 0, SPI\_CTRL1.RONLY = 0)

Master two-wire one-way send-only mode is similar to master full-duplex mode. The difference is that this mode will not read the received data, so the SPI\_STS.OVER bit will be set to '1', and the software will ignore it. The software operation process is as follows:

- 1. Set SPI CTRL1.SPIEN = 1, enable SPI module.
- 2. Write the first data to be sent into SPI DAT register (this operation will clear SPI STS.TE bit).



- 3. Wait for SPI\_STS.TE bit to be set to '1', and write the second data to be sent into SPI\_DAT. Repeat this operation to send subsequent data;
- 4. After writing the last data to SPI\_DAT, wait for SPI\_STS.TE bit to set '1'; then wait for SPI\_STS.BUSY bit to be cleared to complete the transmission of all data.

The process of data sending can also be implemented in the interrupt handler generated by the rising edge of the TE flag.




Figure 25-6 Changes of TE/BUSY during Host Transmits Continuously In One-way Only Mode

 Master two-wire one-way receive-only mode (SPI\_CTRL1.MSEL = 1, SPI\_CTRL1.BIDIRMODE = 0, SPI\_CTRL1.RONLY = 1)


When SPI\_CTRL1.SPIEN = 1, the receiving process starts. The data bits from the MISO pin are sequentially shifted into the shift register and then loaded into the SPI\_DAT register (receive buffer) in parallel. The software operation process is as follows:

- 1. Enable the receive-only mode (SPI\_CTRL1.RONLY = 1).
- 2. Enable SPI module, set SPI\_CTRL1.SPIEN = 1: in master mode, SCLK clock signal is generated immediately, and serial data is continuously received before SPI is turned off (SPI\_CTRL1.SPIEN = 0); in slave mode, serial data is continuously received when the SPI master device pulls low the NSS signal and generates SCLK clock.
- 3. Wait for SPI\_STS.RNE bit to be set to '1', read the SPI\_DAT register to get the received data, and the SPI\_STS.RNE bit will be cleared by hardware while reading SPI\_DAT register. Repeat this operation to receive all data.

The process of data receiving can also be implemented in the interrupt handler generated by the rising edge of the RNE flag (SPI\_STS.RNE).



Figure 25-7 Changes of RNE during Continuous Transmission Occurs in Receive-only Mode (BIDIRMODE = 0 and RONLY = 1)



• Master one-wire bidirectional send mode (SPI\_CTRL1.MSEL = 1, SPI\_CTRL1.BIDIRMODE = 1, SPI\_CTRL1.BIDIROEN = 1, SPI\_CTRL1.RONLY = 0)

After the data is written to the SPI\_DAT register (send buffer), the transmission process starts. This mode does not receive data. At the same time as the first data bit is sent, the data to be sent is loaded into the shift register in parallel, and then according to the configuration of the SPI\_CTRL1.LSBFF bit, the SPI serially shifts the data bits to the MOSI pin in MSB or LSB order

The software operation flow of the master one-wire bidirectional send mode is the same as that of the send-only mode.

• Master one-wire bidirectional receive mode (SPI\_CTRL1.MSEL = 1, SPI\_CTRL1.BIDIRMODE = 1, SPI\_CTRL1.BIDIROEN = 0, SPI\_CTRL1.RONLY = 0)

When SPI\_CTRL1.SPIEN = 1, the receiving process starts. There is no data output in this mode, the received data bits are sequentially and serially shifted into the shift register, and then loaded into the SPI\_DAT register (receive buffer) in parallel

The software operation flow of the master one-wire bidirectional receive mode is the same as that of the receive-only mode.

Slave full duplex mode (SPI\_CTRL1.MSEL = 0, SPI\_CTRL1.BIDIRMODE = 0, SPI\_CTRL1.RONLY = 0)

The data transfer process begins when the slave device receives the first clock edge. Before the master starts data transfer, software must ensure that the data to be send is written to the SPI\_DAT register.



Slave mode: CLKPOL=1.CLKPHA=1 SCK MISO/MOSI ь0 b1 b2 ь3 b4 b5 Ь7 ь0 bl b2 b3 b4 b5 ь0 b1 b2 ь3 b4 b5 b6 ь7 (out) TE flag Set by hardware Clear by software 0x11 0x22 0x33 (write to SPI\_DAT) BUSY flag The flag set/clear by hardware DATA1=0xAA DATA2=0xBB DATA3=0xCC MISO/MOSI b4 ь0 b4 ь0 Set by hardware lear by software RNE flag Rx buffer 0xBB 0xCC (read from SPI DAT) Write 0x11 into SPI\_DAT Wait until TE=1,write 0x33 into SPI DAT Wait until TE=1,write 0x22 into SPI\_DAT Wait until RNE=1,read 0xBB from SPI\_DAT Wait until RNE=1,read 0xAA from SPI\_DAT Wait until RNE=1,read 0xCC from SPI\_DAT

Figure 25-8 Change of TE/RNE/BUSY during The Slave Is Continuously Transmitting in Full Duplex Mode

• Slave two-wire one-way send-only mode (SPI\_CTRL1.MSEL = 0, SPI\_CTRL1.BIDIRMODE = 0 and SPI\_CTRL1.RONLY = 0)




Figure 25-9 Changes of TE/BUSY during Continuous Transmission in Slave Unidirectional Transmit-only Mode

 Slave two-wire one-way receive-only mode (SPI\_CTRL1.MSEL = 0, SPI\_CTRL1.BIDIRMODE = 0 and SPI\_CTRL1.RONLY = 1)

The data receiving process begins when the slave device receives the clock signal and the first data bit from the MOSI pin. The received data bits are sequentially and consecutively shifted serially into an shift register and then loaded into the SPI\_DAT register (receive buffer) in parallel.

**NSING** 

 Slave one-wire bidirectional transmit mode (SPI\_CTRL1.MSEL=0, SPI\_CTRL1.BIDIRMODE=1 and SPI\_CTRL1.BIDIROEN=1)

When the slave device receives the first edge of the clock signal, the transmitting process starts. No data is received in this mode, and the software must ensure that the data to be sent has been written in the SPI\_DAT register before the SPI master device starts data transmission.

 Slave one-wire bidirectional receive mode (SPI\_CTRL1.MSEL = 0, SPI\_CTRL1.BIDIRMODE = 1 and SPI\_CTRL1.BIDIROEN = 0)

Data receiving begins when the slave device receives the first clock edge and a data bit from the MOSI pin. There is no data output in this mode, the received data bits are sequentially and consecutively shifted serially into an shift register, and then loaded into the SPI DAT register (receive buffer) in parallel.

Note: The software operation process of the slave can refer to the master.

#### **SPI** initialization process

- 1. The baud rate of serial clock is defined by the SPI\_CTRL1.BR[2:0] bits (this step is ignored if it is working in slave mode).
- 2. Select SPI\_CTRL1.CLKPOL bit and SPI\_CTRL1.CLKPHA bit to define the phase relationship between data transmission and serial clock (see Figure 25-4).
- 3. Set SPI\_CTRL1.DATFF bit to define 8-bit or 16-bit data frame format.
- 4. Configure the SPI CTRL1.LSBFF bit to define the frame format.
- 5. Configure the NSS mode as described above for the NSS function.
- 6. Run mode is configured by SPI\_CTRL1.MSEL bit, SPI\_CTRL1.BIDIRMODE bit, SPI\_CTRL1.BIDIROEN bit and SPI\_CTRL1.RONLY bit.
- 7. Set the SPI\_CTRL1.SPIEN=1 to enable SPI.

### Basic send and receive process

When SPI sends a data frame, it firstly loads the data frame from the data buffer into the shift register, and then starts to send the loaded data. When the data is transferred from the transmit buffer to the shift register, the transmit buffer empty flag is set (SPI\_STS.TE = 1), and the next data can be loaded into the send buffer; if the TEINTEN bit is set (SPI\_CTRL2.TEINTEN = 1), an interrupt will be generated; writing data to the SPI\_DAT register will clear the SPI\_STS.TE bit.

At the last edge of the sampling clock, when the data is transferred from the shift register to the receive buffer, the receive buffer non-empty flag is set (SPI\_STS.RNE = 1), at this time the data is ready and can be read from the SPI\_DAT register; if the receive buffer non-empty interrupt is enabled (SPI\_CTRL2.RNEINTEN = 1), an interrupt will be generated; the SPI\_STS.RNE bit can be cleared by reading the SPI\_DAT register data.

In master mode, the transmitting process starts when data is written to the send buffer. If the next data has been written into the SPI\_DAT register before the current data frame sending is completed, the continuous sending function can be achieved.

In slave mode, the NSS pin is low, and when the first clock edge arrives, the transmission process begins. In order to avoid accidental data transmission, software must write data to the transmit buffer before data transmission (it is



recommended to enable the SPI module before the host sends the clock).

In some configurations, when the last data is sent, the BUSY flag (SPI\_STS.BUSY) can be used to wait for the end of the data sending.

#### Continuous and discontinuous transmission.

When sending data in master mode, if the software is fast enough to detect each TE (SPI\_STS.TE) rising edge (or TE interrupt), and the data is written to the SPI\_DAT register immediately before the end of the ongoing transmission. At this time, the SPI clock remains continuous between the transmission of data items, and the SPI\_STS.BUSY bit will not be cleared, continuous communication can be achieved.

If the software is not fast enough, it will result in discontinuous communication; in this case, the SPI\_STS.BUSY bit is cleared between the transmission of each data items (see Figure 25-10 below).

In master receive-only mode (SPI\_CTRL1.RONLY = 1), communication is always continuous and the BUSY flag (SPI\_STS.BUSY) is always high.

In slave mode, the continuity of communication is determined by the SPI master device. However, even if the communication is continuous, the BUSY flag (SPI\_STS.BUSY) will be low for at least one SPI clock cycle between each data item (see Figure 25-9).

SCK MOSI ь2 Ь3 (out TE flag Tx buffer 0x22 0x11 0x33 (write to SPI DAT\_ BUSY flag Wait TX=1 Wait until TE=1,write 0x22 into SPI DAT Wait BUSY=0 Write 0x11 into SPI\_DAT\_ Wait until TE=1,write 0x33 into SPI\_DAT

Figure 25-10 Changes of TE/BUSY during BIDIRMODE = 0 and RONLY = 0 Are Transmitted Discontinuously

## 25.3.3 Status Flag

The SPI STS register has 3 flag bits to monitor the status of the SPI:

### Send buffer empty flag bit (TE)

When the send buffer is empty, the TE flag (SPI\_STS.TE) is set to 1, which means that new data can be written into the SPI DAT register. When the send buffer is not empty, the hardware will clear this flag to 0.

#### Receive buffer non-empty flag bit (RNE)

When the receive buffer is not empty, the RNE flag (SPI\_STS.RNE) is set to 1, so the user knows that there is data in the receive buffer. After reading the SPI\_DAT register, the hardware will set this flag to 0.



#### **BUSY flag bit (BUSY)**

When the transmission starts, the hardware sets the BUSY flag (SPI\_STS.BUSY) to 1, and after the transmission ends, the hardware sets the BUSY flag to 0.

Only when the device is in the master one-wire bidirectional receive mode, the BUSY flag (SPI\_STS.BUSY) will be set to 0 when the communication is in progress.

The BUSY flag (SPI STS.BUSY) will be cleared to 0 in the following cases:

- End of transmission (except for continuous communication in master mode);
- Turn off the SPI module (SPI CTRL1.SPIEN = 0);
- The master mode error occurs (SPI\_STS.MODERR = 1)

When the communication is discontinuous: the BUSY flag (SPI\_STS.BUSY) is cleared to '0' between the transmission of each data item.

When communication is continuous: in master mode, the BUSY flag (SPI\_STS.BUSY) remains high during the entire transfer process; In slave mode, the BUSY flag (SPI\_STS.BUSY) will be low for 1 SPI clock cycle between each data item transfer. So do not use the BUSY flag to handle the sending and receiving of each data item.

## 25.3.4 Disabling SPI

In order to turn off the SPI module, different operation modes require different operation steps:

#### Master or slave full duplex mode

- 1. Wait for the RNE flag (SPI STS.RNE) to be set to 1 and the last byte to be received;
- 2. Wait for the TE flag (SPI STS.TE) to be set to 1;
- 3. Wait for the BUSY flag (SPI STS.BUSY) to be cleared to 0;
- 4. Turn off the SPI module (SPI CTRL1.SPIEN = 0).

### Two-wire one-way send-only mode or one-wire bidirectional send mode for master or slave

- 1. After writing the last byte to the SPI DAT register, wait for the TE flag (SPI STS.TE) to be set to 1;
- 2. Wait for the BUSY flag (SPI STS.BUSY) to be cleared to 0;
- 3. Turn off the SPI module (SPI CTRL1.SPIEN = 0).

## Two-wire one-way receive-only mode or one-wire bidirectional receive mode for master

- 1. Wait for the penultimate RNE (SPI STS.RNE) to be set to 1;
- 2. Before closing the SPI module (SPI\_CTRL1.SPIEN = 0), wait for 1 SPI clock cycle (using software delay);
- 3. Wait for the last RNE (SPI\_STS.RNE) to be set before entering shutdown mode (or turning off the SPI module clock).

#### Two-wire one-way receive-only mode or one-wire bidirectional receive mode for slave

1. The SPI module can be turned off at any time (SPI CTRL1.SPIEN = 0), and after the current transfer is over,



the SPI module will be turned off;

2. If you want to enter the shutdown mode, you must wait for the BUSY flag (SPI\_STS.BUSY) to be set to 0 before entering the shutdown mode (or turn off the SPI module clock).

## 25.3.5 SPI Communication Using DMA

Users can choose DMA for SPI data transmission, the application program can be released, and the system efficiency can be greatly improved.

When the send buffer DMA is enabled (SPI\_CTRL2.TDMAEN = 1), each time the TE flag (SPI\_STS.TE) bit is 1, a DMA request will be generated, and the DMA will automatically write the data to the SPI\_DAT register, which will clear the TE flag (SPI\_STS.TE) bit. When the receive buffer DMA is enabled (SPI\_CTRL2.RDMAEN = 1), each time the RNE flag (SPI\_STS.RNE) bit is set to 1, a DMA request will be generated, and the DMA will automatically read the SPI\_DAT register, which will clear the RNE flag (SPI\_STS.RNE) bit.

When the SPI is only used for sending data, only the send DMA channel of the SPI needs to be enabled (SPI\_CTRL2.TDMAEN = 1).

When the SPI is only used for receiving data, only the receive DMA channel of the SPI needs to be enabled (SPI CTRL2.RDMAEN = 1).

In transmitmode, after DMA has sent all the data to be sent (DMA\_INTSTS.TXCF = 1), BUSY flag (SPI\_STS.BUSY) can monitor to confirm whether SPI communication is over, which can avoid destroying the transmission of the last data when the SPI is turned off or enters the shutdown mode. Therefore, the software needs to wait for the TE flag (SPI\_STS.TE) bit to be set to 1, and wait for the BUSY flag (SPI\_STS.BUSY) bit to be set to 0.




Figure 25-11 Transmission Using DMA




Figure 25-12 Reception Using DMA

### 25.3.6 CRC Calculation

The SPI contains two independent CRC calculators for data transmitting and data receiving to ensure the correctness of data transmission. According to the transmitting and receiving data frame format, CRC adopts different calculation methods, the 8-bit data frame format adopts CRC8, and the 16-bit data frame format adopts CRC16. The polynomial used in the SPI CRC calculation is set by the SPI\_CRCPOLY register, and the user enables the CRC calculation by setting the SPI CTRL1.CRCEN = 1.

In transmitmode, after the last data is written into the transmit buffer, set the SPI\_CTRL1.CRCNEXT = 1, which indicates that the hardware will start transmitting the CRC value (SPI\_CRCTDAT value) after transmitting the data. When the CRC is sent, the CRC calculation will stop.

In receive mode, after the penultimate data frame is received, set the SPI\_CTRL1.CRCNEXT = 1. The received CRC and SPI\_CRCRDAT values are compared, if they are different, the SPI\_STS.CRCERR bit is set to 1. If the SPI\_CTRL2.ERRINTEN bit is set to 1, an interrupt will be generated.

In order to keep the synchronization of the next CRC calculation result of the master-slave device, the user should clear the CRC value of the master-slave device. Setting the SPI\_CTRL1.CRCEN bit resets the SPI\_CRCRDAT and SPI\_CRCTDAT registers. Take the following steps in order: SPI\_CTRL1.SPIEN = 0; SPI\_CTRL1.CRCEN = 0; SPI\_CTRL1.CRCEN = 1; SPI\_CTRL1.SPIEN = 1.

Most importantly, when the SPI is configured in slave mode and CRC is enabled, as long as there is a clock pulse on SCLK pin, the CRC calculation will still be performed even if the NSS pin is high. This situation is common when the master device communicates with multiple slave devices alternately, so it is necessary to avoid CRC misoperation.

When the SPI hardware CRC check is enabled (SPI\_CTRL1.CRCEN = 1) and the DMA is enabled, the hardware automatically completes the transmission and reception of CRC bytes when the communication ends.



## 25.3.7 Error Flag

#### Master mode failure error (MODERR)

The following two conditions will cause the master mode failure error:

- In NSS pin hardware management mode, the master device NSS pin is pulled low;
- In NSS pin software management mode, the SPI CTRL1.SSEL bit is set to 0.
- When a master mode failure error occurs, the SPI\_STS.MODERR bit is set to 1. An interrupt is generated if the
  user enables the corresponding interrupt (SPI\_CTRL2.ERRINTEN = 1). The SPI\_CTRL1.SPIEN bit and
  SPI\_CTRL1.MSEL bit will be write protected and both are cleared by hardware. SPI is turned off and forced
  into slave mode
- Software performs a read or write operation to the SPI\_STS register, and then writes to the SPI\_CTRL1 register to clear the SPI\_STS.MODERR bit (in multi-master mode, the master's NSS pin must be pulled high first).
- Normally, the SPI\_STS.MODERR bit of the slave cannot be set to 1. However, in a multi-master configuration, the slave's SPI\_STS.MODERR bit may be set to 1. In this case, the SPI\_STS.MODERR bit indicates that there is a multi-master collision. The interrupt routine can perform a reset or return to the default state to recover from an error state.

#### Overflow error (OVER)

When the SPI\_STS.RNE bit is set to 1, but there is still data sent into the receive buffer, an overflow error will occur. At this time, the overflow flag SPI\_STS.OVER bit is set to 1. An interrupt is generated if the user enables the corresponding interrupt (SPI\_CTRL2.ERRINTEN = 1). All received data is lost, and the SPI\_DAT register retains only previously unread data.

Read the SPI DAT register and the SPI STS register in turn to clear the SPI STS.OVER bit.

#### CRC error (CRCERR)

The CRC error flag is used to check the validity of the received data. A CRC error occurs when the received CRC value does not match the SPI\_CRCRDAT value. At this time, the SPI\_STS.CRCERR flag bit is set to '1', and an interrupt will be generated if the user enables the corresponding interrupt (SPI\_CTRL2.ERRINTEN = 1).

## 25.3.8 SPI Interrupt

**Table 25-1 SPI Interrupt Request** 

Interrupt Event	Event Flag Bit	Enable Control Bit
Send buffer empty flag	TE	TEINTEN
Receive buffer non empty flag	RNE	RNEINTEN
Master mode failure event	MODERR	
Overflow error	OVER	ERRINTEN
CRC error flag	CRCERR	






# 25.4 I<sup>2</sup>S Function Description

The block diagram of I2S is shown in the figure below:

Figure 25-13 I<sup>2</sup>S Block Diagram



The I2S interface uses the same pins, flags and interrupts as the SPI interface. Setting the SPI\_I2SCFG.MODSEL = 1 selects the I2S audio interface.

I2S has a total of 4 pins, 3 of which are shared with SPI:

- CLK: Serial clock (shared with SCLK pin), CLK generates a pulse every time 1-bit audio data is sent.
- SD: Serial data (shared with MOSI pin), used for data send and receive;
- WS: Channel selection (shared with NSS pin), used as data control signal output in master mode, and used as input in slave mode;
- MCLK: master clock (independent mapping, optional), output 256 × Fs clock signal to ensure better 551 / 652

nsing.com.sg

**NSING** 

synchronization between systems.

*Note:*  $F_S$  *is the sampling frequency of audio signal* 

In master mode, I2S uses its own clock generator to generate clock signals for communication, and this clock generator is also the clock source of the master clock output (SPI\_I2SPREDIV.MCLKOEN = 1, the master clock output is enabled).

# 25.4.1 Supported Audio Protocols

Four audio standards can be selected by setting the SPI I2SCFG.STDSEL[1:0] bits:

- I<sup>2</sup>S Philips standard
- MSB alignment standard
- LSB alignment standard
- PCM standard

The audio data of the left channel and the right channel are usually time-division multiplexed, and the left channel always transmits data before the right channel. By checking the SPI\_STS.CHSIDE bit, the user can distinguish which channel the received data belongs to. However, in the PCM audio standard, the CHSIDE bit has no meaning.

By setting the SPI\_I2SCFG.TDATLEN bits, the user can set the length of the data to be transmitted, and set the data bit width of the channel by setting the SPI\_I2SCFG.CHBITS bits. There are 4 data formats for sending data as follows:

- 16-bit data is packed into 16-bit data frame
- 16-bit data is packed into a 32-bit data frame (the first 16 bits are meaningful data, and the last 16 bits are set to 0 by hardware)
- 24-bit data is packed into 32-bit data frame (the first 24-bit data is meaningful data, and the latter 8-bit data is set to 0 by hardware)
- 32-bit data is packed into 32-bit data frame

I2S uses the same SPI\_DAT register as SPI to transmit and receive 16-bit wide data. If I2S needs to transmit or receive 24-bit or 32-bit wide data, the CPU needs to read or write the SPI\_DAT register twice. On the other hand, when I2S transmits or receives 16-bit wide data, the CPU only needs to read or write the SPI\_DAT register once.


Regardless of which data format and communication standard is used, I2S always sends the data high-order bit (MSB) first.


#### I<sup>2</sup>S Philips standard

Using the I2S Philips standard, the device that transmits data on the falling edge of the clock, and the device that receives data on the rising edge of the clock. The WS signal should be valid one clock before the first data bit (MSB) is sent and will change on the falling edge of the clock signal.

CLK
WS
Send
Receive
SD
MSB
Left channel (data format 16-bit or 32-bit)
Right channel

Figure 25-14 I<sup>2</sup>S Philips Protocol Waveform (16/32-bit full precision, CLKPOL = 0)





If the 24-bit data needs to be packaged into 32-bit data frame format, the CPU needs to read or write the SPI\_DAT register twice during each frame of data transmission. For example, if the user sends 24-bit data 0x95AA66, the CPU will first write 0x95AA into the SPI\_DAT register, and then write 0x66XX into the SPI\_DAT register (only the upper 8-bit data is valid, the lower 8-bit data is meaningless and can be any value); if the user receives 24-bit data 0x95AA66, the CPU will first read the SPI\_DAT register to get 0x95AA, and then read the SPI\_DAT register to get 0x6600 (only the upper 8-bit data is valid, and the lower 8-bit data is always 0).



CLK
WS
Send Recieve

SD

MSB
LSB
The remaining 16 bits are forced to 0

Left channel 32-bit data

Right channel

Figure 25-16 I<sup>2</sup>S Philips Protocol Standard Waveform (16-bit extended to 32-bit packet frame, CLKPOL = 0)

If 16-bit data needs to be packed into 32-bit data frame format, the CPU only needs to read or write the SPI\_DAT register once for each frame of data transmission. The lower 16 bits of data for expansion to 32 bits are always set to 0x0000. For example, if the user sends or receives 16-bit data 0x89C1 (extended to 32-bit data is 0x89C10000). In the process of sending data, the upper 16-bit half word (0x89C1) needs to be written into the SPI\_DAT register; the user can write new data until the SPI\_STS.TE bit is set. An interrupt is generated if the user enables the corresponding interrupt. The sending is performed by hardware, even if the last 16 bits (0x0000) are not sent, the hardware will set the TE (SPI\_STS.TE) bit to 1 and the corresponding interrupt will be generated. In the process of receiving data, the RNE flag (SPI\_STS.RNE) will be set to 1 after each time the device receives the upper 16-bit halfword (0x89C1). An interrupt is generated if the user enables the corresponding interrupt. In this way, there is more time between 2 reads and writes, which can prevent underflow or overflow from happening.

#### MSB alignment standard

In the MSB alignment standard, the device transmits the data on the falling edge of the clock, and the device receives the data on the rising edge of the clock. The WS signal and the first data bit (MSB) are generated simultaneously.

The standard data receiving and transmitting processing mode is the same as I<sup>2</sup>S Philips standard.



Figure 25-17 The MSB Is Aligned with 16-bit or 32-bit Full Precision, CLKPOL = 0





Figure 25-18 MSB Aligns 24-bit Data, CLKPOL = 0





CLK
WS
Send
Receive

SD
MSB
LSB
16-bit remaining 0 forced
Right channel

Left channel 32-bit

Figure 25-19 MSB-aligned 16-bit Data Is Extended to 32-bit Packet Frame, CLKPOL = 0

## LSB alignment standard

In 16-bit or 32-bit full-precision frame format, LSB alignment standard is the same as MSB alignment standard.




Figure 25-20 LSB Alignment 16-bit or 32-bit Full Precision, CLKPOL = 0






Figure 25-21 LSB Aligns 24-bit Data, CLKPOL = 0

If the 24-bit data needs to be packed into the 32-bit data frame format, the CPU needs to read or write the SPI\_DAT register twice during each frame of data transmission. For example, if the user sends 24-bit data 0x95AA66, the CPU will first write 0xXX95 (only the lower 8-bit data is valid, the upper 8-bit data is meaningless and can be any value) into the SPI\_DAT register, and then write 0xAA66 into the SPI\_DAT register. If the user receives 24-bit data 0x95AA66, the CPU will first read the SPI\_DAT register to get 0x0095 (only the lower 8 bits are valid, the upper 8 bits are always 0), and then read the SPI\_DAT register to get 0xAA66.




Figure 25-22 LSB Aligned 16-bit Data Is Extended to 32-bit Packet Frame, CLKPOL = 0

If the 16-bit data needs to be packaged into a 32-bit data frame format, the CPU only needs to read or write the SPI\_DAT register once for each frame of data transmission. The upper 16 bits of extended to 32 bits data are set to 0x00000 by hardware, if the user sends or receives 16-bit data 0x89C1 (extended to 32-bit data is 0x000089C1). In the process of sending data, the upper 16-bit halfword (0x0000) needs to be written to the SPI\_DAT register first; once the valid data starts to be send, the next TE(SPI\_STS.TE) event will be generated. In the process of receiving data, once the device receives valid data, the RNE(SPI\_STS.RNE) event will be generated. In this way, there is more time between 2 reads and writes, which can prevent underflow or overflow from happening.

#### **PCM** standard



In the PCM standard, there are two frame structures, short frame and long frame. The user can select the frame structure by setting the SPI\_I2SCFG.PCMFSYNC bits. The WS signal indicates frame synchronization information. The WS signal for synchronizing long frames is 13 bits effective; the WS signal length for synchronizing short frames is 1 bit.

The standard data receiving and transmitting processing mode is the same as I<sup>2</sup>S Philips standard.






Figure 25-23 PCM Standard Waveform (16 bits)





## 25.4.2 Clock Generator

In the master mode, the linear divider needs to be set correctly in order to obtain the desired audio frequency.



MCLK 8-bit Linear Divider Divider Divider + by 2 by 4 reshaping CLK I2Sx CLK stage MCLKOEN MCLK OEN ODD\_ EVEN MOD LDIV[7:0]

Figure 25-25 I<sup>2</sup>S Clock Generator Structure

Note: The clock source of I<sup>2</sup>Sx CLK is MSI, HSI, HSE or PLL system clock that drives AHB clock.

The bit rate of I2S determines the data flow on the I2S data line and the frequency of the I2S clock signal.

#### $I^2S$ bit rate = number of bits per channel × number of channels × audio sampling frequency


For a signal with left and right channels and 16-bit audio, the I2S bit rate is calculated as:

$$I^2S$$
 bit rate =  $16 \times 2 \times F_S$ 

If the packet length is 32 bits, there are:

$$I^2S$$
 bit rate =  $32 \times 2 \times F_S$ 

Figure 25-26 Audio Sampling Frequency Definition



The sampling signal frequency of the audio can be set by setting the SPI\_I2SPREDIV.ODD\_EVEN bit and the SPI\_I2SPREDIV.LDIV[7:0] bits. Audio can be sampled at 96kHz, 48kHz, 44.1kHz, 32kHz, 22.05kHz, 16kHz, 11.025kHz, or 8kHz (or any value within this range). Set the linear divider according to the following formula:

When MCLKOEN = 1 and CHBITS= 0, 
$$F_S = I^2 Sx \ CLK / [(16 \times 2) \times ((2 \times LDIV) + ODD\_EVEN) \times 8]$$
  
When MCLKOEN = 1 and CHBITS = 1,  $F_S = I^2 Sx \ CLK / [(32 \times 2) \times ((2 \times LDIV) + ODD\_EVEN) \times 4]$ 

When MCLKOEN = 0 and CHBITS = 0, 
$$F_S = I^2 Sx \ CLK / [(16 \times 2) \times ((2 \times LDIV) + ODD_EVEN)]$$

When MCLKOEN = 0 and CHBITS = 1, 
$$F_S = I^2 Sx \ CLK / [(32 \times 2) \times ((2 \times LDIV) + ODD_EVEN)]$$

The exact audio frequency can be obtained by referring to the clock configuration in the table below.



Sysclk	I <sup>2</sup> s_1	Ldiv	I <sup>2</sup> s_Od	d_Even	Malla	Target	Real I	F <sub>s</sub> (Hz)	Er	ror
(Mhz)	16 bits	32 bits	16 bits	32 bits	Mclk	F <sub>s</sub> (Hz)	16bit	16 bits	32 bits	16 bits
54	9	4	0	1	without	96000	93750	93750	2.34%	2.34%
54	17	9	1	0	without	48000	48214.29	46875	0.45%	2.34%
54	19	9	0	1	without	44100	44407.89	44407.89	0.70%	0.70%
54	26	13	1	0	without	32000	31839.62	32451.92	0.50%	1.41%
54	38	19	1	0	without	22050	21915.58	22203.95	0.61%	0.70%
54	53	26	0	1	without	16000	15919.81	15919.81	0.50%	0.50%
54	76	38	1	1	without	11025	11029.41	10957.79	0.04%	0.61%
54	105	52	1	1	without	8000	7997.63	8035.71	0.03%	0.45%
54	1	1	0	0	yes	96000	105468.75	105468.75	9.86%	9.86%
54	2	2	0	0	yes	48000	52734.37	52734.37	9.86%	9.86%
54	2	2	1	1	yes	44100	42187.5	42187.5	4.34%	4.34%
54	3	3	1	1	yes	32000	30133.93	30133.93	5.83%	5.83%
54	5	5	0	0	yes	22050	21093.75	21093.75	4.34%	4.34%
54	6	6	1	1	yes	16000	16225.96	16225.96	1.41%	1.41%
54	9	9	1	1	yes	11025	11101.97	11101.97	0.70%	0.70%
54	13	13	0	0	yes	8000	8112.98	8112.98	1.41%	1.41%

Table 25-2 Use The Standard 8mhz HSE Clock to Get Accurate Audio Frequency

# 25.4.3 I<sup>2</sup>S Transmission and Reception Sequence

#### **I**<sup>2</sup>**S** initialization sequences are as follow:

- 1. The user can set the SPI\_I2SPREDIV.LDIV [7:0] bits and SPI\_I2SPREDIV.ODD \_EVEN bit to configure the related prescaler and serial clock baud rate;
- 2. If the user needs the master device to provide the main clock MCLK to the external DAC/ADC audio device, set the SPI\_I2SPREDIV.MCLKOEN = 1. (Calculate LDIV and ODD\_EVEN according to different clock outputs, see section 25.4.2).
- 3. The user can set the SPI\_I2SCFG.CLKPOL bit to define the polarity of the communication clock when idle; the user can set the SPI\_I2SCFG.MODSEL = 1 to configure the device to be in I2S mode, and set SPI\_I2SCFG.MODCFG[1:0] bits to select the I2S master-slave mode and transmission direction (send or receive); set SPI\_I2SCFG.STDSEL[1:0] bits to select the corresponding I2S standard (under the PCM standard, set the SPI\_I2SCFG.PCMFSYNC bit to select the PCM frame synchronization mode); set SPI\_I2SCFG.TDATLEN [1:0] bits to select length of data to be transmitted, and select the number of data bits of per channel by set the SPI\_I2SCFG.CHBITS bit;
- 4. When user needs to enable interrupt or DMA, the configuration operation is the same as SPI;
- 5. Finally, set the SPI I2SCFG.I2SEN = 1 to start I2S communication.

#### Sending sequence

Master mode

nsing.com.sg

**N**SING

When I2S works in master mode, the CLK pin outputs the serial clock, the WS pin generates the channel selection signal, and sets the SPI I2SPR.MCLKOEN bit to select whether to output the master clock (MCLK).

The transmitting process begins when data is written to the transmit buffer. When the data of the current channel is moved from the transmit buffer to the shift register in parallel, the flag bit TE (SPI\_STS.TE) is set to '1'. At this time, the data of the other channel should be written into SPI\_DAT. The channel corresponding to the current data to be transmitted is confirmed by the flag bit CHSIDE (SPI\_STS. CHSIDE). The value of CHSIDE (SPI\_STS. CHSIDE) is updated when TE (SPI\_STS.TE) is set to '1'. A complete data frame includes left and right channels, and only part of the data frame cannot be transmitted. When the flag bit TE (SPI\_STS.TE) is set to '1', if the SPI\_CTRL2.TEINTEN = 1, an interrupt will be generated.

The operation of writing data depends on the selected I2S standard. See chapter 25.4.1 for details.

When the user wants to turn off the I2S function, wait for the TE flag (SPI\_STS.TE) bit to be 1 and the BUSY flag (SPI\_STS.BUSY) bit to be 0, and then clear the SPI\_I2SCFG.I2SEN bit to 0.

Slave mode

The transmitting process of the slave mode is similar to that of the master mode, the difference is as follows:

When I2S works in slave mode, there is no need to configure the clock, and the CLK pin and WS pin are connected to the corresponding pins of the master device. The transmitting process begins when an external master sends a clock signal, and when a WS signal requires data transmission. Only when the slave device is enabled and the data has been written to the I2S data register, the external master device can start communication.

When the first clock edge representing the next data transmission arrives, the new data has not been written into the SPI\_DAT register, an underflow occurs, and the SPI\_STS.UNDER flag bit is set to 1. If the SPI\_CTRL2.ERRINTEN bit is set to 1, an interrupt is generated to indicate that an error has occurred.

The SPI\_STS.CHSIDE flag indicates which channel the currently transmitted data corresponds to. Compared with the master mode transmitting process, in the slave mode, CHSIDE depends on the WS signal of the external master I2S device (WS signal is 1 means the left channel)

Receiving sequence

Master mode

Audio is always received in 16-bit packets. According to the configured data and channel length, the received audio data will need to be transferred to the receive buffer once or twice.

When the data is transferred from the shift register to the receive buffer, the SPI\_STS.RNE flag bit is set to 1, at this time, the data is ready and can be read from the SPI\_DAT register. If the SPI\_CTRL2.RNEINTEN bit is set to 1, an interrupt will be generated. Reading the SPI\_DAT register to clear the SPI\_STS.RNE flag. If the previously received data is not read, new data is received again, an overflow occurs, and the SPI\_STS.OVER flag is set to 1. If the SPI\_CTRL2.ERRINTEN bit is set to 1, an interrupt is generated to indicate that an error has occurred.

The channel corresponding to the currently transmitted data can be confirmed by the SPI\_STS.CHSIDE bit. When the SPI\_STS.RNE flag bit is set to 1, the SPI\_STS.CHSIDE value is updated.

The operation of reading data depends on the selected I<sup>2</sup>S standard. See Section 25.4.1 for details.

When I2S function is turned off, different audio standards, data length and channel length adopt different operation



steps:

- Data length is 16 bits, channel length is 32 bits (SPI\_I2SCFG.TDATTLEN = 00, SPI\_I2SCFG.CHBITS = 1), LSB alignment standard (SPI\_I2SCFG.STDSEL = 10).
  - 1. Wait for the penultimate RNE flag (SPI\_STS.RNE) bit to be set to' 1'.
  - 2. Software delay, waiting for 17 I<sup>2</sup>S clock cycles.
  - 3. Turn off  $I^2S$  (SPI I2SCFG.I2SEN = 0).
- The data length is 16 bits, the channel length is 32 bits (SPI\_I2SCFG.TDATLEN = 00 and SPI\_I2SCFG.CHBITS = 1), the MSB alignment standard (SPI\_I2SCFG.STDSEL = 01), I<sup>2</sup>S Philips standard (SPI\_I2SCFG.STDSEL = 00) or PCM standard (SPI\_I2SCFG.STDSEL = 11)
  - 1. Wait for the last RNE flag (SPI STS.RNE) bit to be set to' 1'.
  - 2. Software delay, waiting for 1 I<sup>2</sup>S clock cycle.
  - 3. Turn off  $I^2S$  (SPI I2SCFG.I2SEN = 0).
- Other combinations of SPI\_I2SCFG.TDATLEN and SPI\_I2SCFG.CHBITS and any audio mode selected by SPI\_I2SCFG.STDSEL:
  - 1. Wait for the penultimate RNE flag (SPI STS.RNE) bit to be set to' 1'.
  - 2. Software delay, waiting for 1 I<sup>2</sup>S clock cycle.
  - 3. Turn off  $I^2S$  (SPI I2SCFG.I2SEN = 0).

#### Slave mode

The receiving process of the slave mode is similar to that of the master mode, with the following differences:

The CHSIDE flag (SPI\_STS.CHSIDE) indicates which channel corresponds to the currently transmitted data. Compared with the master mode receiving process, in the slave mode, SPI\_STS.CHSIDE depends on the WS signal of the external master device. When the I2S function is turned off, clear the SPI\_I2SCFG.I2SEN bit to 0 when the SPI\_STS.RNE flag is 1.

## 25.4.4 Status Flag

There are the following 4 flag bits in the SPI STS register for monitoring the status of the I2S bus.

#### TX buffer empty flag (TE)

When the send buffer is empty, this flag is set to 1, indicating that new data can be written into the SPI\_DAT register. When the send buffer is not empty, this flag is cleared to 0.

#### RX buffer not empty flag (RNE)

When the receive buffer is not empty, this flag is set to 1, indicating that valid data has been received into the receive buffer. When reading the SPI DAT register, this flag is set to 0.

#### **BUSY flag (BUSY)**

When the transfer starts, the BUSY flag (SPI STS.BUSY) is set to 1, and when the transfer ends, the BUSY flag



(SPI STS.BUSY) is set to 0 by hardware (software operation is invalid).

In master receiving mode (SPI\_I2SCFG.MODCFG = 11), the BUSY flag (SPI\_STS.BUSY) is set to 0 during receiving. When the I2S module is turned off or the transmission is completed, this flag is set to 0.

In the slave continuous communication mode, between each data item transmission, the BUSY flag (SPI\_STS.BUSY) goes low in 1 I<sup>2</sup>S clock cycle. Therefore, do not use the BUSY flag (SPI\_STS.BUSY) to handle the sending and receiving of each data item.

### **Channel Side flag (CHSIDE)**

The CHSIDE (SPI\_STS.CHSIDE) bit is used to indicate the channel where the data currently sent and received is located. Under the PCM standard, this flag has no meaning.

In send mode, the flag is updated when the TE flag (SPI\_STS.TE) is set; in receive mode, the flag is updated when the RNE flag (SPI\_STS.RNE) is set. In the process of sending and receiving, if an overflow (SPI\_STS.OVER) or underflow (SPI\_STS.UNDER) error occurs, this flag is meaningless, and the I2S needs to be turned off and then turned on again.

# 25.4.5 Error Flag

The SPI STS register has 2 error flag bits.

#### Overflow flag (OVER)

When the RNE flag (SPI\_STS.RNE) is set to 1, but there is still data sent to the receive buffer, an overflow error will occur. At this time, the OVER flag (SPI\_STS.OVER) is set to 1. An interrupt will be generated if the user enables the corresponding interrupt. All data received after this time will be lost, and the SPI\_DAT register only retains the previously unread data.

Reading the SPI DAT register and the SPI STS register in turn to clear the SPI STS.OVER bit.

#### **Underflow flag (UNDER)**

In slave send mode, when the first clock edge of sending data arrives, if the send buffer is still empty, the UNDER flag (SPI\_STS.UNDER) is set to 1. An interrupt will be generated if the user enables the corresponding interrupt.

Reading the SPI STS register to clears the SPI STS.UNDER bit.

# 25.4.6 I<sup>2</sup>S Interrupt

The following table lists all I<sup>2</sup>S interrupts.

Table 25-3 I<sup>2</sup>S Interrupt Request

Interrupt Event	Event Flag Bit	Enable Control Bit
Send buffer empty flag	TE	TEINTEN
Receive buffer non empty flag	RNE	RNEINTEN
Underflow flag bit	UNDER	EDDINTEN
Overflow flag bit	OVER	ERRINTEN



## 25.4.7 DMA Function

Working in I2S mode, it does not need data transmission protection function, so it does not need to support CRC, other DMA functions are the same as SPI mode.

# 25.5 SPI and I<sup>2</sup>S Register Description

# 25.5.1 SPI Register Overview


**Table 25-4 SPI Register Overview** 

Offset	Register	31	30	29	28	27	26	3.5	24		23	22	21	20	19	18	10	17	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	SPI_CTRL1								Res	serv	ved								BIDIRMODE	BIDIROEN	CRCEN	CRCNEXT	DATFF	RONLY	SSMEN	SSEL	LSBFF	SPIEN	F	BR[2:0	)]	MSEL	CLKPOL	CLKPHA
	Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
004h	SPI_CTRL2													Re	eserved												TEINTEN	RNEINTEN	ERRINTEN	-	Reserved	SSOEN	TDMAEN	RDMAEN
	Reset Value																										0	0	0			0	0	0
008h	SPI_STS													Re	eserved												BUSY	OVER	MODERR	CRCERR	UNDER	CHSIDE	ЭL	RNE
	Reset Value																										0	0	0	0	0	0	1	0
0001	SPI_DAT								Res		1															DAT	[15:0]							
00Ch	Reset Value								Kes	serv	vea								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
010h	SPI_CRCPOLY								Res		d						CRCPOLY[15:0]																	
01011	Reset Value								Res	serv	veu								0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
014h	SPI_CRCRDAT								Res	ort	vod								CRCRDAT[15:0]															
01411	Reset Value								Res	,01	· · · ·								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
018h	SPI_CRCTDAT								Res	erv	ved								CRCTE						CTD	AT[1:	5:0]	,						
oron	Reset Value								Res	,01	· · · ·								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01Ch	SPI_I2SCFG										I	Reserv	ed										MODSEL	12SEN	MOE [1:	0CFG :0]	PCMFSYNC	Reserved	STE	SEL :0]	CLKPOL	TDAT		CHBITS
	Reset Value																						0	0	0	0	0		0	0	0	0	0	0
020h	SPI_I2SPREDIV											R	.esei	erve	ed										MCLKOEN	ODD_EVEN				LDIV	[7:0]			
	Reset Value																								0	0	0	0	0	0	0	0	1	0

# 25.5.2 SPI Control Register 1 (SPI\_CTRL1) (not used in I2S mode)

Address: 0x00

Reset value: 0x0000





Bit Field	Name	Description
15	BIDIRMODE	Bidirectional data mode enable
		0: Select the "two-wire one-way" mode.
		1: Select the "one-wire bidirectional" mode.
		Note: Not used in $I^2S$ mode.
14	BIDIROEN	Output enable in bidirectional mode
		0: Output disable (receive-only mode).
		1: Output enabled (send-only mode).
		In master mode, the "one-wire" data line is the MOSI pin, and in slave mode, the "one-wire"
		data line is the MISO pin.
		Note: Not used in $I^2S$ mode.
13	CRCEN	Hardware CRC check enable
		0: Disable CRC calculation.
		1: Enable CRC calculation.
		Note: This bit can only be written when SPI is disabled (SPI_CTRL1.SPIEN = 0), otherwise an
		error will occur.
		This bit can only be used in full duplex mode.
		Note: Not used in I <sup>2</sup> S mode.
12	CRCNEXT	Send CRC next
		0: The next sent value comes from the send buffer.
		1: The next send value comes from the CRC register.
		Note: This bit should be set immediately after the last data is written in SPI_DAT register.
		Note: Not used in I <sup>2</sup> S mode.
11	DATFF	Data frame format
		0: 8-bit data frame format is used for sending/receiving.
		1: 16-bit data frame format is used for sending/receiving.
		Note: This bit can only be written when SPI is disabled (SPI_CTRL1.SPIEN = 0), otherwise an
		error will occur.
		Note: Not used in I <sup>2</sup> S mode.
10	RONLY	Only receive mode
		This bit, together with the SPI_CTRL1.BIDIRMODE bit, determines the transfer direction in
		two-wire one-way mode. In the application scenario of multiple slave devices, this bit is only set
		to 1 by the accessed slave device, and only the accessed slave device can output, so as to avoid
		data line conflicts.
		0: Full duplex (sending mode and receiving mode).
		1: Disable output (receive-only mode).
		Note: Not used in I <sup>2</sup> S mode.
9	SSMEN	Software slave device management
		When the SPI_CTRL1.SSMEN bit is set to 1, the NSS pin level is determined by the value of
		the SPI_CTRL1.SSEL bit.
		0: Disable software slave device management.
		1: Enable software slave device management.
		Note: Not used in I <sup>2</sup> S mode.




Bit Field	Name	Description
8	SSEL	Internal slave device selection
		This bit only has meaning when the SPI_CTRL1.SSMEN bit is set. It determines the NSS level,
		and I/O operations on the NSS pin have no effect.
		Note: Not used in I <sup>2</sup> S mode.
7	LSBFF	Frame format
		0: Send MSB first.
		1: Send LSB first.
		Note: This bit cannot be changed during communication.
		Note: Not used in I <sup>2</sup> S mode.
6	SPIEN	SPI enable
		0: Disable SPI device.
		1: Enable the SPI device.
		Note: Not used in I <sup>2</sup> S mode.
		Note: When turning off the SPI device, please follow paragraph 25.3.4 Section's procedure
		operation.
5:3	BR[2:0]	Baud rate control
		000: fPCLK/2
		001: fPCLK/4
		010: fPCLK/8
		011: fPCLK/16
		100: fPCLK/32
		101: fPCLK/64
		110: fPCLK/128
		111: fPCLK/256
		Note: This bit cannot be changed during communication.
		Note: Not used in I <sup>2</sup> S mode.
2	MSEL	Master device selection
		0: Configure as the slave device.
		1: Configure as the master device.
		Note: This bit cannot be changed during communication.
		Note: Not used in I <sup>2</sup> S mode.
1	CLKPOL	Clock polarity
		0: In idle state, SCLK remains low.
		1: In idle state, SCLK remains high.
		Note: This bit cannot be changed during communication.
		Note: Not used in I <sup>2</sup> S mode.
0	CLKPHA	Clock phase
		0: Data is sampled on the first clock edge.
		1: Data is sampled on the second clock edge.
		Note: This bit cannot be changed during communication.
		Note: Not used in I <sup>2</sup> S mode.



# 25.5.3 SPI Control Register 2 (SPI\_CTRL2)

Address: 0x04

Reset value: 0x0000



Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained.
7	TEINTEN	Send buffer empty interrupt enable
		0: Disable TE interrupt.
		1: Enable TE interrupt, and interrupt request is generated when TE flag (SPI_STS.TE) is set to
		'1'.
6	RNEINTEN	Receive buffer non-empty interrupt enable
		0: Disable RNE interrupt.
		1: Enable RNE interrupt, and generate interrupt request when RNE flag (SPI_STS.RNE) is set
		to '1'.
5	ERRINTEN	Error interrupt enable
		When an error (SPI_STS.CRCERR, SPI_STS.OVER, SPI_STS.UNDER, SPI_STS.MODERR)
		is generated, this bit controls whether an interrupt is generated
		0: Disable error interrupt.
		1: Enable error interrupt.
4:3	Reserved	Reserved, the reset value must be maintained.
2	SSOEN	NSS output enable
		0: Disable NSS output in master mode, the device can work in multi-master mode.
		1: When the device is turned on, enable NSS output in the master mode, the device cannot work
		in the multi-master device mode.
		Note: Not used in I <sup>2</sup> S mode.
1	TDMAEN	Send buffer DMA enable
		When this bit is set, a DMA request is issued as soon as the TE flag (SPI_STS.TE) is set
		0: Disable send buffer DMA.
		1: Enable send buffer DMA.
0	RDMAEN	Receive buffer DMA enable
		When this bit is set, a DMA request is issued as soon as the RNE flag (SPI_STS.RNE) is set
		0: Disable receive buffer DMA.
		1: Enable receive buffer DMA.

# 25.5.4 SPI Status Register (SPI\_STS)

Address: 0x08

Reset value: 0x0002





Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained.
7	BUSY	Busy flag
		0: SPI is not busy.
		1: SPI is busy communicating or the send buffer is not empty.
		This bit is set or reset by hardware.
		Note: special attention should be paid to the use of this sign, see Section 25.3.3 and Section
		25.3.4 for details.
6	OVER	Overflow flag
		0: No overflow error.
		1: An overflow error occurred.
		Note: This bit is set by hardware and cleared according to the sequence of software operations.
		For more information about software sequences, refer to 25.4.5 for details.
5	MODERR	Mode error
		0: No mode error.
		1: A mode error occurred.
		Note: This bit is set by hardware and cleared according to the sequence of software operations.
		For more information about software sequences, refer to 25.3.7 for details.
		Note: Not used in I <sup>2</sup> S mode.
4	CRCERR	CRC error flag
		0: The received CRC value matches the value the SPI_CRCRDAT register value.
		1: The received CRC value does not match the SPI_CRCRDAT register value.
		Note: this bit is set by hardware and cleared by software by writing 0.
		Note: Not used in I <sup>2</sup> S mode.
3	UNDER	Underflow flag
		0: No underflow occurred.
		1: Underflow occurred.
		Note: This bit is set by hardware and cleared according to the sequence of software operations.
		For more information about software sequences, refer to 25.4.5 for details.
		Note: not used in SPI mode.
2	CHSIDE	Channel
		0: The left channel needs to be sent or received;
		1: The right channel needs to be sent or received.
		Note: not used in SPI mode. No meaning in PCM mode.
1	TE	The send buffer is empty
		0: The send buffer is not empty.
		1: The send buffer is empty.
0	RNE	Receive buffer is not empty
		0: The receive buffer is empty.



Bit Field	Name	Description
		1: The receive buffer is not empty.

# 25.5.5 SPI Data Register (SPI\_DAT)

Address: 0x0C

Reset value: 0x0000



Bit Field	Name	Description
15:0	DAT[15:0]	Data register
		Data to be sent or received
		The data register corresponds to two buffers: one for write (send buffer); The other is for read
		(receive buffer). Write operation writes data to send buffer; The read operation will return the
		data in the receive buffer.
		Note on SPI mode: According to the selection of the data frame format by the
		SPI_CTRL1.DATFF bit, the data sending and receiving can be 8-bit or 16-bit. To ensure correct
		operation, the data frame format needs to be determined before enabling the SPI.
		For 8-bit data, the buffer is 8-bit, and only SPI_DAT[7:0] is used when sending and receiving.
		When receiving, SPI_DAT[15:8] is forced to 0.
		For 16-bit data, the buffer is 16-bit, and the entire data register is used when sending and
		receiving, that is, SPI_DAT[15:0].

# 25.5.6 SPI CRC Polynomial Register (SPI\_CRCPOLY) (not used in I<sup>2</sup>S mode)

Address: 0x10

Reset value: 0x0007



Bit Field	Name	Description
15:0	CRCPOLY [15:0]	CRC polynomial register
		This register contains the polynomial used for the CRC calculation.
		The reset value is 0x0007, other values can be set according to the application.
		Note: not used in I <sup>2</sup> s mode.

# 25.5.7 SPI RX CRC Register (SPI\_CRCRDAT) (not used in I2S mode)

Address offset: 0x14 Reset value: 0x0000





Bit Field	Name	Description
15:0	CRCRDAT	Receive CRC register
		When CRC calculation is enabled, CRCRDAT[15:0] will contain the calculated CRC value of
		subsequent received bytes. This register is reset when '1' is written to the SPI_CTRL1.CRCEN
		bit. The CRC calculation uses the polynomial in SPI_CRCPOLY.
		When the data frame format is set to 8 bits, only the lower 8 bits participate in the calculation
		and follow the CRC8 standard; when the data frame format is 16 bits, all 16 bits in the register
		participate in the calculation and follow the CRC16 standard.
		Note: reading this register when the BUSY flag(SPI_STS.BUSY) is '1' may read incorrect values.
		Note: not used in $I^2$ s mode.

# 25.5.8 SPI TX CRC Register (SPI\_CRCTDAT)

Address offset: 0x18 Reset value: 0x0000



Bit Field Name Description

15:0 CRCTDAT Send CRC register

When CRC calculation is enabled, CRCTDAT[15:0] contains the CRC value calculated by the bytes sent subsequently. This register is reset when '1' is written to the SPI\_CTRL1.CRCEN bit.

The CRC calculation uses the polynomial in SPI\_CRCPOLY.


When the data frame format is set to 8 bits, only the lower 8 bits participate in the calculation and follow the CRC8 standard; when the data frame format is 16 bits, all 16 bits in the register participate in the calculation and follow the CRC16 standard.

Note: reading this register when the BUSY flag(SPI\_STS.BUSY) is 'I' may read incorrect values.

Note: not used in I's mode.

# 25.5.9 SPI\_I<sup>2</sup>S Configuration Register (SPI\_I2SCFG)

Address offset: 0x1c Reset value: 0x0000





Bit Field	Name	Description
15:12	Reserved	Reserved, the reset value must be maintained.
11	MODSEL	I <sup>2</sup> S mode selection
		0: Select SPI mode.
		1: Select I <sup>2</sup> S mode.
		Note: this bit can only be set when SPI or I <sup>2</sup> S is turned off.
10	I <sup>2</sup> SEN	I <sup>2</sup> S enable
		0: Disable I <sup>2</sup> S.
		1: Enable I <sup>2</sup> S.
		Note: not used in SPI mode.
9:8	MODCFG	I <sup>2</sup> S mode setting
		00: Slave device sends.
		01: Slave device receives.
		10: Master device sends.
		11: Master device receives.
		Note: This bit can only be set when I <sup>2</sup> S is turned off.
		Note: not used in SPI mode.
7	PCMFSYNC	PCM frame synchronization
		0: Short frame synchronization.
		1: Long frame synchronization.
		Note: This bit is only meaningful when SPI_I2SCFG.STDSEL = 11 (used by the PCM standard).
		Note: not used in SPI mode.
6	Reserved	Reserved, the reset value must be maintained.
5:4	STDSEL	Selection of I <sup>2</sup> S standard
		00: I <sup>2</sup> S Philips standard.
		01: High byte alignment standard (left alignment).
		10: Low byte alignment standard (right alignment).
		11: PCM standard.
		See for details of I <sup>2</sup> S standard on section 25.4.1.
		Note: For correct operation, this bit can only be set when I <sup>2</sup> S is turned off.
		Not used in SPI mode.
3	CLKPOL	Static clock polarity
		0: I2S clock static state is low level.
		1: I2S clock static state is high level.
		Note: For correct operation, this bit can only be set when I <sup>2</sup> S is turned off.
		Note: not used in SPI mode.
2:1	TDATLEN	Length of data to be transmitted
		00: 16-bit data length.
		01: 24-bit data length.
		10: 32-bit data length.
		11: Not allowed.
		Note: For correct operation, this bit can only be set when 12S is turned off.
		Note: not used in SPI mode.



Bit Field	Name	Description
0	CHBITS	Channel length (number of data bits per audio channel)
		0: 16 bits wide.
		1: 32 bits wide.
		Writing to this bit is meaningful only when SPI_I2SCFG.TDATLEN = 00, otherwise the
		channel length is fixed to 32 bits by hardware.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.

# 25.5.10 SPI\_I2S Prescaler Register (SPI\_I2SPREDIV)

Address: 0x20

Reset value: 0x0002



Bit Field	Name	Description
15:10	Reserved	Reserved, the reset value must be maintained.
9	MCLKOEN	Master clock output enable
		0: Disable master clock output.
		1: Enable master clock output.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.
8	ODD _EVEN	Coefficient prescaler
		0: actual frequency division coefficient = LDIV ×2.
		1: actual frequency division coefficient = $(LDIV \times 2) + 1$ .
		See Section 25.4.2 for details.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off. Use this bit only in
		I <sup>2</sup> S master mode.
ı		Not used in SPI mode.
7:0	LDIV	I <sup>2</sup> S linear prescaler
		Setting LDIV $[7:0] = 0$ or LDIV $[7:0] = 1$ is prohibited.
		See Section 25.4.2 for details.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off. Use this bit only in
		I'S master mode.
		Not used in SPI mode.



# 26 Controller Area Network (CAN)

## 26.1 Introduction

As a CAN network interface, the basic extended CAN supports CAN protocols 2.0A and 2.0B. It can efficiently process a large number of received messages and greatly reduce the consumption of CPU resources. The priority characteristics of message sending can be configured by software, and the hardware function of CAN can support time-triggered communication mode for some applications with high security requirements.

### **26.2** Main Features

- Baud rate supports up to 1Mbit/s
- CAN protocol 2.0A/B are supported.
- Support time-triggered communication function
- Support individual interrupt control.
- CAN Core Manages the communication between the CAN and the 512 bytes SRAM memory (see Figure 26-3)

### Time triggered communication mode

- 16-bit free-running timer
- Automatic retransmission mode is prohibited.
- The last 2 data bytes of a message can be configured as the timestamp.
- **Transmission**There are 3 sending mailboxes.
- Time stamp function for recording the time of sending SOF
- Software can configure the priority characteristics of sending messages.

### Reception

- Filter groups support identifier list mode.
- There are two receiving FIFOs, each with a depth of 3 levels.
- A total of 14 filter groups
- Configurable FIFO overrun handling method
- Time stamp function for recording the time of receiving SOF

## 26.3 Overview of CAN

With the wide spread application of CAN, the number of nodes in CAN network are growing rapidly. Multiple CAN nodes are connected through CAN network. With increase number of CAN nodes, the number of messages in CAN network also increase dramatically which will occupy lots of CPU resources. In this CAN controller, receive FIFOs and filter mechanism are added as hardware support for CPU message processing and reduce real-time response



requirement of CAN messages.




Figure 26-1 Topology of CAN Network

## **26.3.1 CAN Module**

CAN module can automatically receive and transmit CAN messages, and supports standard identifiers (11 bits) and extended identifiers (29 bits).

## 26.3.2 CAN Operating Mode

Initialization, normal and sleep mode are three main working modes of CAN. The internal pull-up resistor of CANTX pin is activated after hardware reset, and CAN works in sleep mode to reduce power consumption.

The software can set CAN\_MCTRL.INIRQ and CAN\_MCTRL.SLPRQ bit to configure CAN to enter **initialization** or **sleep** mode. The software reads values of the CAN\_MSTS.INIAK or CAN\_MSTS.SLPAK bit to confirm whether the **initialization** or **sleep** mode is entered, at this time the internal pull-up resistor of the CANTX pin is disabled.

CAN is in **normal** mode when CAN\_MSTS.INIAK and CAN\_MSTS.SLPAK bits are both '0', and it must **synchronize** with CAN bus to enter **normal** mode. When 11 consecutive recessive bits are monitored on the CANRX



pin, the CAN bus is idle and synchronization is completed.

**26.3.2.1** Normal mode

After the initialization is completed, the software configures CAN to enter normal mode. Clear the CAN MCTRL.INIRQ and wait for the hardware to clear the CAN MSTS.INIRQ bit to confirm that CAN enters normal mode. Only after the synchronization with CAN bus is completed, CAN can receive and send messages

normally.

Setting the bit width and mode of the filter group must be completed when the filter is in the initialization mode (the CAN FMC.FINITM bit is 1). Setting the initial value of the filter must be completed when it is inactive (the

corresponding CAN FA1.FAC bit is 0).

26.3.2.2 Initialization mode

The software can perform initialization configuration only when CAN is in initialization mode. Set the CAN MCTRL.INIRQ bit and clear CAN MCTRL.SLPRQ bit, and wait for the hardware to set the CAN MSTS.INIAK bit to confirm that CAN enters the initialization mode. When entering the initialization mode, the register configuration will not be affected. When CAN is in initialization mode, message receiving and sending are prohibited, and the CANTX pin outputs a recessive bit (high level). To exit initialization mode, clear the CAN MCTRL.INIRQ bit, and wait for the hardware to clear the CAN MSTS.INIAK bit to confirm that CAN exits

the initialization mode.

To perform initialization configuration for CAN by software, at least the bit time characteristic register (CAN BTIM) and the control register (CAN MCTRL) need to be configured. The software needs to set the CAN FMC.FINITM bit to initialize the filter group (mode, bit width, FIFO association, activation and filter value) that configures CAN.

Configuring the filter group of CAN does not necessarily need to be in initialization mode.

Specially, when CAN FMC.FINITM=1, it is forbidden to receive messages. If you want to modify the value of the corresponding filter, you need to first clear the filter activation bit (in CAN FA1). It is necessary to keep the unused

filter group inactive (keep its CAN FA1.FAC bit to '0').

26.3.2.3 Sleep mode (low power)

To enters sleep mode, set the CAN MCTRL.SLPRQ bit, and wait for the hardware to set the CAN MSTS.SLPAK bit to confirm that CAN enters sleep mode. CAN can configure to sleep modeto reduce power consumption when unused. In sleep mode, the clock of CAN stops working, but the software can still access the sending/receiving mailbox register. When CAN is in sleep mode, the CAN MCTRL.INIRQ bit must be set and the

CAN MCTRL.SLPRQ bit must be clear at the same time so as to enter the initialization mode.

There are two situation to wake up CAN(CAN exits sleep mode):

When the CAN MCTRL.AWKUM bit is set(enable hardware wake up automatically), once the activity of the CAN bus is detected, the hardware will automatically clear the CAN MSTS.SLPRQ bit to wake up CAN.

When the CAN MCTRL.AWKUM bit is clear(enable software wake up), and wake-up interrupt occurred, then

the software must clear the CAN MCTRL.SLPRQ bit to exit the sleep state.

If the wake-up interrupt (set the CAN INTE.WKUITE bit) is enabled, the wake-up interrupt will be generated once


the CAN bus activity is detected, regardless of whether the hardware is enabled to automatically wake up CAN. The CAN must be synchronized with the CAN bus before entering Normal mode Wait until the CAN MSTS.SLPAK

Email: sales@nsing.com.sg



bit cleared to confirm the sleep mode has exited. Please refer to Figure 26-2.

Figure 26-2 CAN OperatingMode



Notes: the state that the hardware sets the CAN\_MSTS.INIAK or CAN\_MSTS.SLPAK bit in response to a sleep or initialization request.

### 26.3.3 TransmitMailbox

Applications can send messages through three sending mailboxes. The order of sending three mailbox messages is determined by the sending scheduler according to the priority of the messages, and the priority can be determined by the identifier of the messages or by the order of sending requests.

### 26.3.4 Receive Filter

CAN has 14 configurable identifier filter groups. After the application configures the identifier filter group, the receiving mailbox will automatically receive the required messages and discard other messages.

### 26.3.5 Receive FIFO

CAN has two receiving FIFOs, each of which can store three complete messages. No application program is needed to manage it, and it is managed by hardware.






Figure 26-3 Single CAN Block Diagram

## 26.3.6 CAN Test Mode


In the initialization mode, a test mode must be selected by combining the CAN\_BTIM.SLM bit and CAN\_BTIM.LBM bit. After selecting a test mode, the software needs to clear the CAN\_MCTRL.INIRQ bit to exit the initialization mode and enter the test mode.

## 26.3.6.1 Loopback mode

Loopback mode can be used for self-test. In loopback mode, CAN saves the sent message in the receiving mailbox as received message (if it can be filtered by reception). In loopback mode, CAN internally feeds back the Tx output to the Rx input, completely ignoring the actual state of the CANRX pin. The message sent can be detected on the CANTX pin. In order to avoid external influence, the CAN kernel ignores the acknowledgement error(at the moment of acknowledgement bit of data/remote frame, it does not detect whether there is an dominant bit). To enter loopback mode, the CAN BTIM.SLM bit should be cleared and the CAN BTIM.LBM bit should be set.



Figure 26-4 Loopback Mode




#### **26.3.6.2** Silent mode

In silent mode, CAN can normally receive data frames and remote frames, but can only send recessive bits, and can't really send messages. If CAN needs to send overload flag, active error flag or ACK bit(these are dominant bits), such dominant bits are internally connected back so as to be detected by the CAN core. At the same time, the CAN bus will not be affected and still remain in the recessive bit state. Therefore, the silent mode is usually used to analyze the activity of the CAN bus, without affecting the bus because dominant bits is not actually sent to the bus.

To enter silent mode, the CAN BTIM.SLM bit should be set and the CAN BTIM.LBM bit should be cleared.



Figure 26-5 Silent Mode



## 26.3.6.3 Loopback silence mode

In loopback silent mode, the CANRX pin is disconnected from the CAN bus, while the CANTX pin is driven to the recessive bit state. It can be used for "Hot Selftest" just like CAN can be tested in loop-back mode, but not affect the whole CAN system connected by CANTX and CANRX.

To enter loopback silence mode, both the CAN BTIM.SLM bit and the CAN BTIM.LBM bit should be set.

CAN-CTRL

Tx Rx

transceiver

CAN\_Bus

Figure 26-6 Loopback Silent Mode



26.3.7 CAN DebugMode

CAN can continue to work normally or stop working according to the state of the following configuration bits:

• DBG\_CTRL.CAN\_STOP bit of CAN in the debug support(DBG) module.See paragraph 28.3.2 Section:

Peripheral debugging support.

CAN MCTRL.DBGF bit see paragraph 26.7.3.1 Section: CAN MCTRL.

When the microcontroller is in debug mode, Cortex®-M4F core is in a suspended state.

26.4 CAN Functional Description

**26.4.1 Transmit Processing** 

The process of sending messages is as follows:

• The application program selects an **empty** transmitting mailbox;

• Writes the identifier, data length and data to be sent in the transmitting mailbox register;

• Set the CAN\_TMIx.TXRQ bit to request transmission(after CAN\_TMIx.TXRQ is set the mailbox is no longer

an empty mailbox and the software has no permission to write to the mailbox register);

• The mailbox enter the **pending** state and wait to be the highest priority, see 26.4.1.1 Transmitpriority;

Changing to the scheduled sending status once the mailbox becomes the highest priority mailbox;

The messages in the scheduled mailbox is sent as soon as the CAN bus enters the idle state, then enter the

transmitstate.

• Become an **empty** mailbox when the message in the mailbox is successfully sent;

• Hardware set the RQCPM and TXOKM bits of the corresponding mailbox in CAN TSTS register to indicate a

successful transmission.

However, if the transmission fails, the CAN\_TSTS.ALSTM bit will be set to indicate that the failure is caused by arbitration or the CAN\_TSTS.TERRM bit will be set to indicates that it is caused by the transmission error (for specific errors, please check the CAN\_ESTS.LEC[2:0] error code bits of the error status).

**26.4.1.1 Transmitpriority** 

Determined by the order of transmitrequests.

Set the CAN\_MCTRL.TXFP bit, and the sending mailbox can be configured as a sending FIFO. At this time, the priority of sending is determined by the order of sending requests. This mode is useful for segmented transmission.

Determined by the identifier.

According to CAN protocol, the message with the lowest identifier has the highest priority. If the values of identifiers are equal, the message with small mailbox number is sent first. When more than one sending mailbox is registered, the sending order is determined by the identifier of the message in the mailbox.



### 26.4.1.2 Canceling transmission

Setting the CAN\_TSTS.ABRQM bit can abort sending the request. If the mailbox is ready or pending, the transmittrequest will be aborted immediately. If the mailbox is in the transmitting state, the request to abort may lead to two kinds of results:

- if the message in the mailbox fails to be sent, the mailbox becomes ready state, then the sending request is aborted, the mailbox becomes an empty mailbox and the CAN TSTS.TXOKM bit is cleared;
- if the message in the mailbox is successfully sent, the mailbox becomes an empty mailbox, and the CAN\_TSTS.TXOKM bit will be set by hardware.

Therefore, when the transmitmailbox is in the transmitstate, regardless of the sending result, the mailbox will become an empty mailbox after the sending operation is finished.

# 26.4.2 Time-triggered Communication Mode

The internal timer of CAN is activated in time triggered communication mode. It is incremented at each CAN bit time (see 26.4.7 Section). CAN samples the value of the internal timer at the sampling point position of the received and sent frame start bits, and the sampled value is the time stamp of the sending and receiving mailboxes. Timestamps generate form the internal timer will be stored in the CAN RMDTx/CAN TMDTx registers respectively.

## 26.4.3 Non-automatic Retransmission Mode

To enable non-automatic retransmission mode the CAN\_MCTRL.NART bit should be set. This mode corresponds to the function of time-triggered communication option in CAN standard.In non-automatic retransmission mode, the transmitoperation will only be executed once. If the transmission fails, whether due to arbitration loss or error, the hardware will not automatically send the message again.At the end of a transmission operation, the hardware judge that the transmission request has been completed, and the hardware sets the CAN\_TSTS.RQCPM bit. At the same time, the transmission result can query the CAN\_TSTS.TXOKM, CAN\_TSTS.ALSTM and CAN\_TSTS.TERRM bits.






Figure 26-7 Transmit Mainbox States

# 26.4.4 Receive Management

FIFOs with 3 levels depth are used to store received messages. When the application reads the FIFO output mailbox, it reads the first received message in the FIFO. FIFO is completely managed by hardware, which can simplify the application program, ensure the consistency of data and reduce the processing time of CPU.

#### 26.4.4.1 Valid messages

According to CAN protocol, when the message is correctly received (no errors are sent up to the last bit of the EOF field) and passes the identifier filtering, then the message is token as a valid message. Please refer to 26.4.5 Section: identifier filtering.




Figure 26-8 Receive FIFO States

#### **26.4.4.2 FIFO receive**

A FIFO includes mailboxes with three levels of depth, and the initial state is empty. After receiving the first valid message, one of the mailboxes will be suspended, and the hardware will set the CAN\_RFF.FFMP[1:0] bits to 1 to indicate the receipt of a valid message. A valid message is received again before the mailbox is released. At this time, two mailboxes will be suspended at the same time, and the hardware will set the CAN\_RFF.FFMP[1:0] bits to 2 to indicate that two valid messages are pending. As above, the third valid message will suspend all three mailboxes and set the CAN\_RFF.FFMP[1:0] bits to 3.

When the three-level mailboxes of the FIFO are all suspended, receiving a valid message again will cause the mailbox to overflow and lose a message, and the hardware will set the CAN\_RFF.FFOVR bit to 1 to indicate the occurrence of the event. The rules for lost messages depend on the configuration of the FIFO. If the FIFO lock function is disabled (clear the CAN\_MCTRL.RFLM bit), then the last message received in the FIFO will be overwritten by the new message. In this way, the latest received message will not be discarded; If the FIFO lock function is enabled (set the CAN\_MCTRL.RFLM bit), then the newly received messages will be discarded, and the software can read the first three messages in the FIFO.

## 26.4.4.3 FIFO release

The message stored in the FIFO will be read through the corresponding receive mailbox. The software reads the mailbox message and releases the mailbox by setting the CAN\_RFR.RFOM bit to 1, and he CAN\_RFF.FFMP[1:0] bit is decremented by 1 until it is 0.

#### 26.4.4.4 Receive related interrupts

The hardware will update the CAN\_RFF.FFMP[1:0] bits when a message is stored in the receiving FIFO. If the FIFO message registration interrupt is currently enabled (the CAN\_INTE.FMPITE bit is set), then the FIFO message registration interrupt request will be generated.

When the third message is stored, the FIFO becomes full, then the CAN\_RFF.FFULL bit will be set, and if the FIFO full interrupt is currently enabled (the CAN\_INTE.FFITE bit is set), a FIFO full interrupt request will be generated.



When the FIFO overrun, the FFOVR bit will be set . If the FIFO overrun interrupt is currently enabled (the CAN INTE.FOVITE bit is set), a FIFO overrun interrupt request will be generated.

# 26.4.5 Identifier Filtering

In the CAN network, when basic CAN is in the transmitter state, it broadcasts a message to each node by sending a message to the bus; when basic CAN is in the receiver state, it determines whether the node needs the message according to the identifier of the message after receiving the message. If message is vaild, CAN core copies the message to SRAM(CAN's own SRAM); If it is not needed, the message will be discarded. This process does not require software intervention. Compared with software filtering, hardware filtering reduces the CPU usage. CAN controller provides 14 configurable filter banks (0~13) with variable bit width for application programs to meet this demand. These filter banks are used to receive only those messages needed by software. Each filter bank x contains two 32-bit registers, namely CAN FxR0 and CAN FxR1.

### 26.4.5.1 Setting of filter bit width and mode

Each filter in a filter bank is numbered (filter number, from 0 to a certain maximum value) depending on the mode and bit width setting of the filter bank. See the figure below for the filter configuration. The filter group can be configured through the corresponding CAN FMC register. Filter banks that are not used by the application should be kept disabled. Before configuring a filter bank, it must be set to the disabled state by clearing the CAN FA1.FAC bit.

By setting the corresponding CAN\_FS1.FSCx bit you can configure the bit width of a filter bank, see Figure 26-9.

By means of the CAN FM1.FBx bit, the corresponding mask/identifier register can be configured to be the identifier list or identifier mask mode. The filter group should be set to work in the mask mode in order to filter out a group of identifiers. And the filter group should be set to work in identifier list mode in order to filter out an identifier.

Email: sales@nsing.com.sg




Figure 26-9 Filter Bit Width Setting-register Organization

#### 26.4.5.2 Variable bit width

The bit width of each filter bank can be independently configured. Each filter bank can be configured to be one 32-bit filter: including STDID[10:0], EXTID[17:0], IDE and RTRQ bits; or two 16-bit filters,:including STDID[10:0], IDE, RTRQ and EXTID[17:15] bits, see Figure 26-9. In addition, the filter can be configured in two different modes, namely, the mask mode and the identifier list mode.

#### Mask mode

The filter ID is used to store the identifier format, and the filter MASK is used to indicate which bits must be checked and which bits can be ignored.

#### Identifier list mode



The filter ID is used to store the identifier format. At this time, there is no mask for comparison, and the mask bit can be used to store one more filter ID. However, at this time, the identifier of the message needs to be exactly the same as the filter ID format, otherwise it will fail to pass the filter.

#### 26.4.5.3 Filter matchindex

After CAN core receives a valid message it will matching the message ID with filters one by one until there is one filter pass or all filters failed. If this message failed to pass any enabled filter then it will be discarded. Otherwise when CAN core finds the first filter that the ID can pass, it pack filter index with the CAN message and stores inside receive FIFO in SRAM according to filter setting (CAN\_FFA1 decides store in which FIFO). User can find filter index in FMI [7:0] bits of CAN\_RMDTx register. This filter matching index can help to identify which types of message it is in this receive FIFO.

The filter match index can be used two ways. The first one is comparing the filter match index with a series of expected values. The another is using the filter matchindex as an index to access the target address. When numbering filters, whether the filter group is active or not is not considered. In addition, each FIFO numbers its associated filter. Please refer to the example below.

For the filter in mask mode, the software only needs to compare the mask bits that are needed (bits that must be matched). For the filter in identifier list mode (non-screening filter), the software does not need to directly compare with the identifier.

Point to FIFOx Filter mode FIFO0 filter number Filter group 0 32 bit mask mode 0 2 16 bit mask mode 1/2 5 32 bit list mode 3/4 **FIFO** 7 16 bit list mode 5/6/7/8 9 32 bit list mode 9/10 11 16 bit list mode 11/12/13/14 32 bit mask mode 15 13 Point to FIFOx Filter mode FIFO1 filter number Filter group 1 32 bit list mode 0/1 3 16 bit list mode 2/3/4/5 4 32 bit mask mode 6 FIFO1 6 16 bit mask mode 7/8 8 32 bit mask mode 9 10 16 bit mask mode 10/11 12 32 bit list mode 12/13

**Table 26-1 Examples of Filter Numbers** 

### 26.4.5.4 Filter priority rules

According to different configurations of filters, it is possible that a message identifier can be filtered by multiple filters; In this case, the filter matching serial number stored in the receiving mailbox is first determined according to bit width,32-bit-wide filters have higher priority than 16-bit-wide filters. For filters with the same bit width, then the identifier list mode takes precedence over the mask mode. If filters have the same bit width and mode, the priority is



determined by the filter group number, and the filter group with lower number has the higher priority. Within a filter group, the lower the filter number, the higher the priority.

Configure Point to FIFOx Filter mode Filter number Filter group 32 bit mask mode FIFO0 FIFO0 0 32 bit list mode FIFO0 FIFO0 1 - FIFO0 2 1. FIFO1 FIFO1\_0 - FIFO1\_1 2. 32 bit list mode Filter FIFO0 ilter FIFO0 Filter FIFO1\_ Filter FIFO1 Filter FIFO0 Received Message match? match? Discard Message Receive FIFO1 Receive FIFO0

Figure 26-10 Examples of Filter Mechanisms

Figure 26-10 illustrates the filter rules of CAN. When receiving a message, its identifier is first compared with the filter configured in identifier list mode. If there is a match, the message will be stored in the associated FIFO, and the serial number of the matched filter will be stored in the filter matching serial number.

If there is no match, the message identifier is then compared with the filter configured in the mask mode. And the hardware will automatically discard the message without software intervention if the message identifier does not match any identifier in the filter.

# 26.4.6 Message Storage

A mailbox contains all information related to a message: identifier, data, control, status and time stamp information. It is the interface between mailbox software and hardware to transfer messages.

#### 26.4.6.1 Transmitmailbox

Message should be written into an empty transmit mailbox by software before enable the sending request. You can query the CAN\_TSTS register for the sending status.

Offset from the base address of the sending mailbox

CAN\_TMIX

CAN\_TMDTX

8

CAN\_TMDLX

CAN\_TMDLX

CAN\_TMDLX

Table 26-2 Send Mailbox Register List

### 26.4.6.2 Receiv mailbox (FIFO)

CAN\_RMDTx.FMI[7:0] field can store the filter matching serial number and CAN\_RMDTx.MTIM[15:0] field can store the 16-bit timestamp. The software can access the output mailbox of the receiving FIFO to read the received



message. Once the software has processed the message, such as reading it out, the software should set the CAN RFFx.RFFOM bit to release the message, so as to reserve storage space for later messages.

Table 26-3 Receive Mailbox Register List

Offset from the base address of the receiving mailbox	Register name
0	CAN_RMIx
4	CAN_RMDTx
8	CAN_RMDLx
12	CAN_RMDHx

### **26.4.7 Bit Timing**

The bit timing characteristic logic monitors the serial CAN bus by sampling, and adjusts its sampling point by synchronizing with the edge of the frame start bit and resynchronizing with the following edge. To avoid programming errors in software, setting the bit time characteristic register (CAN\_BTIM) can only be done when CAN is initialized.

Its operation can be simply interpreted as dividing each nominal time into three segments: Synchronization segment (SYNC\_SEG), Time period 1(BS1) and Time period 2(BS2).

Usually, it is expected that the change of bits will occur in SYNC SEG. Its value is fixed to 1 time unit ( $1 \times t_{CAN}$ ).

BS1 defines the position of the sampling point. It includes PROP\_SEG and PHASE\_SEG1 in CAN standard. Its value can be programmed into 1 to 16 time units, but in order to compensate the forward drift of phase caused by the frequency difference of different nodes in the network, it can also be automatically extended.

In BS2, it defines the location of the sending point. It stands for PHASE\_SEG2 in CAN standard. Its value can be programmed into 1 to 8 time units, but it can also be automatically shortened to compensate for the negative drift of phase.

If a valid transition is detected in BS1 but not in SYNC\_SEG, then the time of BS1 is extended by at most RSJW to delay the sampling point. On the contrary, if a valid transition is detected in BS2 but not in SYNC\_SEG, then the time of BS2 is shortened at most RSJW to advance the sampling point.

In the above description, RSJW(the resynchronization hop width) defines the upper limit of how many time units can be extended or shortened in each bit. Its value can be programmed into 1 to 4 time units. The effective transition is defined as the first transition from the dominant bit to the recessive bit when CAN itself does not send the recessive bit.

#### Note:

- 1. The bit timing characteristics and resynchronization mechanism of CAN bits are detailed in the ISO11898 standard.
- 2. In order to improve the CAN bit time accuracy, it is not recommended to use HSI as the clock source.



Figure 26-11 Bit sequence







Figure 26-12 Various CAN Frames





# 26.5 CAN Interrupt

FMPITE0 FFMP0 CAN RX0 IRQn FFITE0 N FFULL0 RF F0 FOVITE0 FFOVR0 FMPITE1 FFMP1 CA CAN\_RX1\_IRQn FFITE1 N\_ RF FFULL1 F1 FOVITE1 FFOVR1 N TMEITE CAN\_TX\_IRQn ERRITE EWGITE EWGFL **EPVITE** EPVFL ERRINT ES BOFITE BOFFL CAN MSTS LECITE CAN SCE IRQn  $1 \le LEC \le 6$ WKUITE WKUINT CAN SLKITE MSTS SLAKINT

Figure 26-13 Event Flag and Interrupt Generation

CAN has four interrupt vectors. By setting the CAN interrupt enable register (CAN\_INTE), you can individually enable or disable each interrupt source. The following are the events that can generate each interrupt.

• FIFO0 interrupt(CAN RX0 IRQn):

FIFO0 receives a new message, and the CAN\_RFF0.FFMP0 bit is not '00';

When FIFO0 becomes full, the CAN\_RFF0.FFULL0 bit is set;

When FIFO0 overruns, and the CAN\_RFF0.FFOVR0 bit is set.

• FIFO1 interrupt(CAN RX1 IRQn):

FIFO1 receive a new message, and the CAN\_RFF1.FFMP1 bit is not '00'.

When FIFO1 becomes full, the CAN\_RFF1.FFULL1 bit is set.

When FIFO1 overruns, and the CAN RFF1.FFOVR1 bit is set.



- Transmit interrupts(CAN\_TX\_IRQn):
  - Transmit mailbox x becomes empty, and the corresponding CAN TSTS.RQCPMx bit is set(x=1/2/3).
- Error and status change interrupt(CAN\_SCE\_IRQn):

CAN enters sleep mode;


Wake-up condition, the start of frame bit (SOF) is monitored on the CAN receiving pin.

Error condition, please refer to the CAN error status register (CAN ESTS) for details of the error.

### 26.5.1 Error Management

As described in CAN protocol, the error management is completely realized by hardware through transmitting error counter (CAN\_ESTS.TXEC field) and receiving error counter (CAN\_ESTS.RXEC field). The counter value will increase or decrease according to the error situation. Please refer to CAN standard if you want to know more detailed information about CAN\_ESTS.TXEC and CAN\_ESTS.RXEC management.

Figure 26-14 CAN error state diagram



Software can read out the value of the sending/receiving error counter to judge the stability of CAN network, and CAN\_ESTS.LEC[2:0] bits can be read to get the detailed information of the current error status. What's more, by setting the CAN\_INTE register (such as CAN\_INTE. LECITE bit), the software can flexibly control the generation of interrupts when an error is detected.

### 26.5.2 Bus-Off Recovery

When TXEC is greater than 255, the CAN\_ESTS.BOFFL bit is set indicating that CAN goes bus-off. at this time, CAN can't receive and transmit messages.

In normal mode, according to the CAN\_MCTRL.ABOM bit, CAN can automatically or at the request of software, recover from bus-off state, and change to error active state. If the CAN\_MCTRL.ABOM bit is set, the recovery process will be started automatically after it has entered bus-off state. Otherwise, the recovery process will be started after software must request CAN to enter and then exit initialization mode. In both cases, CAN must wait for a recovery process described in CAN standard, that is 128\*11 consecutive recessive bits are detected on CAN RX pin.

In initialization mode, CAN will not monitor the status of CAN RX pin, so the recovery process cannot be completed.



### **26.6 CAN Configuration Process**

This chapter will introduce common configuration procedure of CAN while other details like functions of each mode and register bits are revealed in other part of this manual. CAN configuration flow can divided into serval phases. Some of the configurations can be changed anytime as long as prior requirements are satisfyied (e.g., filter value).

#### • Preparation Stage:

- Configure RCC to enable CAN clock
- Configure RCC to enable AFIO and GPIO clock
- Write into GPIO registers to map CAN TX and CAN RX signals to desired GPIO pins.

#### • Basic Configuration Stage:

- After reset CAN device starts with Sleep mode.
- Exit Sleep mode by clearing CAN\_MCTRL.SLPRQ bit.
- Enter Initialization mode by setting CAN\_MCTRL.INIRQ bit.
- Wait for CAN\_MSTS.INIAK bit become 1 (enter Initilization mode).
- Configure bit timing for CAN by writing value to CAN\_BTIM.BSJW, CAN\_BTIM.TBS2, CAN\_BTIM.TBS1 and CAN BTIM.BRTP bits. Baud rate of CAN bus is defined by the formula below:
- $BaudRate = \frac{1}{(1+(TBS1+1)+(TBS2+1))*(BRTP*t_{pclk})}$
- Configure work mode options for CAN by writing to CAN\_BTIM.SLM (silent) or CAN\_BTIM.LBM in register.
- Configure CAN behavior(TTCM,ABOM,AWKUM,NART,RFLM,TXFP) through CAN\_MCTRL. Most of the
  configuration in this register can be changed on the fly but its advised not to do so. Otherwise during few cycles,
  CAN behavior will become unpredictable.
- Exit Initialization mode by clearing CAN MCTRL.INIRQ bit.
- Wait for CAN MSTS.INIAK bit become 0 (exit Initilization mode).
- User can use filters to filter the messages they want to receive. To configure filter, user needs to write '1' to CAN\_FMC.FINITM bit to request the filters to enter initialization mode. When filter is in initialization mode, CAN stops reception.
- Configure each filter for working mode (CAN\_FM1), filter scale (CAN\_FS1) and filter assignment (CAN\_FFA1). User can also change filter value (CAN\_FiRx) during this time. After completing filter configuration, clear CAN\_FMC.FINITM bit to exit initialization for filters.

#### • For transmission:

- Enable the necessary transmit related interrupt CAN INTE.TMEITE bit.
- Check status bits of each mailbox in CAN\_TSTS. If any mailbox with TMEMx ( $x = 0 \sim 2$ ) is '1', user can write the message, which is waiting for transmission, to the corresponding mailbox address. CAN\_TMIx.TXRQ( $x = 0 \sim 2$ ) bit must be written to '1' after this mailbox is programed.

**NSING** 

- After some time or after waiting for transmit interrupts, come back to check transmit status in CAN\_TSTS. Repeat step 2~3 for new message transmission.

#### • For Reception:

- User can also change a filter value (CAN\_FiRx) when the corresponding filter is deactivated. To deactivate certain filter, user needs to write '0' to the corresponding bit in CAN\_FA1 register.
- Configure reception related interrupts in CAN INTE register.
- Once CAN has received message and stored them inside reception FIFO, user needs to read the corresponding FIFO on time and release reception mailbox by writing '1' to RFFOMx in register CAN RFFx (x = 0.1).

### 26.7 CAN Register

These peripheral registers must be operated as words (32 bits).

### **26.7.1 Register Description**

#### 26.7.1.1 Register access protection

When a CAN node is working normally, incorrect access/modification of some configuration registers may cause hardware errors in the node and temporarily interfere with the entire CAN network. Therefore, modification of the CAN BTIM register is only allowed when the CAN core is in initialization mode.

Only when the send mailbox status bit CAN\_TSTS.TMEM = 1 then the user can modify data to the send mailbox.

#### 26.7.1.2 Control and status registers

By configuring these registers, user can: configure CAN parameters, such as working mode and baud rate; start message sending; handling message reception; interrupt setting; read diagnostic information.

#### 26.7.1.3 Mailbox Register Description

The sending and receiving mailboxes are basically the same except that the receiving mailbox is read-only and contains the CAN\_RMDTx.FMI field. The sending mailbox is writable when it is empty.

Notes: the corresponding CAN\_TSTS.TMEM bit is set, which means that the sending mailbox is empty.

There are 3 sending mailboxes and 2 receiving FIFO. Each receiving FIFO has three mailboxes, and only the first received message in the FIFO can be accessed.

Each mailbox contains 4 registers:

FIFO0 contains CAN RMIO, CAN RMDTO, CAN RMDLO, CAN RMDHO;

FIFO1 contains CAN\_RMI1, CAN\_RMDT1, CAN\_RMDL1, CAN\_RMDH1;

Send mailbox (x) contains CAN TMIx, CAN TMDTx, CAN TMDLx, CAN TMDHx; x = 0,1,2.

#### 26.7.1.4 Filter Register Description

The value of the filter can only be modified when the corresponding filter group is closed or the CAN\_FMC.FINITM bit is set. In addition, only when the whole filter is set to the initialization mode (that is, CAN\_FMC.FINITM=1), the settings of the filter can be modified, that is, the CAN\_FM1,CAN\_FS1 and CAN\_FFA1 registers can be modified.



# 26.7.2 CAN Register Overview

### **Table 26-4 CAN Register Overview**

March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   March   Marc																		5130																
Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation   Reservation	Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	Ξ	10	6	8	7	9		4	3	2	1	0
Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Reservable   Res	000h	CAN_MCTRL								eserved								DBGF	MRST				eserved				TTCM	ABOM	AWKUM	NART	RFLM	TXFP	SLPRQ	INIRQ
Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value		Reset Value								ž								1	0				ž				0	0	0	0	0	0	1	0
Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value	004h	CAN_MSTS											reserved										RXS	LSMP	RXMD	TXMD		reserved		SLAKINT	WKUINT	ERRINT	SLPAK	INIAK
Reset Value		Reset Value										,	~										1	1	0	0		~		0	0	0	1	0
Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart   Mart	008h	CAN_TSTS		LOWM[2:0 ]	,		TMEM[2:0]			CODE[1:0]	ABRQM2		eserved		TERRM2	ALSTM2	TXOKM2	RQCPM2	ABRQM1		perved		TERRMI	ALSTM1	TXOKM1	RQCPM1	ABRQM0		pearses		TERRM0	ALSTM0	TXOKM0	RQCPM0
CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF    CAN_RFF		Reset Value	0	0	0	1	1	1	0	0	0		Ж		0	0	0	0	0		×		0	0	0	0	0		×		0	0		
Reset Value	00Ch	CAN_RFF0													,	Seerved													RFFOM0	FFOVR0	FFULL0	Reserved	FEM BOLLO	
Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part   Part		Reset Value																											0	0	0	I		
Part	010h	CAN_RFF1														eserved													RFFOM1	FFOVRI	FFULL1	eserved	EEMD1[1.0]	forrily mary
Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value		Reset Value													1	~													0	0	0	R		
Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value	014h	CAN_INTE								served							SLKITE	WKUITE	ERRITE		served		LECITE	BOFITE	EPVITE	EWGITE	served	FOVITE1	FFITE1	FMPITE1	FOVITE0	FFITE0	FMPITE0	TMEITE
Reset Value   0   0   0   0   0   0   0   0   0		Reset Value		×							0 0						0							0	Re		0	0		0	0	0		
Reset Value	018h	CAN_ESTS		RXEC[7:0]									TXE	C[7:0]	]	•						served						LEC[2:0]		served	BOFFL	EPVFL	EWGFL	
Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value		Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					Re					0	0	0	Re	0	0	0
Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value   Reset Value	01Ch	CAN_BTIM	SLM	LBM			served			RSJW[1:0]	served	TI	3S2[2	2:0]		TBS	1[3:0]					served							BRTI	<b>'</b> [9:0]				
CAN_TMIO		Reset Value	0	0			Re				Re	0	1	0	0	0	1	1			,	ş			0	0	0	0	0	0	0	0	0	0
CAN_TMIO	-																eserved	ı																
Reset Value   x   x   x   x   x   x   x   x   x	1/11		Π											Π			~																	
CAN_TMDT0	180h	CAN_TMI0		STDID[10:0]/EXTID[28:18]					]	1				ı	ı	ı	ı	ı	E	XTII	D[17:0	)]				ı				IDE	RTRQ	TXRQ		
Reset Value   x   x   x   x   x   x   x   x   x		Reset Value	х	х	X	Х	X	x	х	X	X	х	X	х	X	X	х	Х	х	х	х	х	х	х	х	х	х	х	х	Х	х	х	X	0
Reset Value   X   X   X   X   X   X   X   X   X	184h	CAN_TMDT0		MTIM[15:0]						)]										Seerved			TGT				reserved			DLC	[3:0]			
188h Reset Value   x   x   x   x   x   x   x   x   x		Reset Value	x	x	х	х	x	х	x	x	x	x	х	х	х	x	x	х				F				x		-	-		x	х	x	x
18Ch CAN_TMDH0 DATA7[7:0] DATA6[7:0] DATA5[7:0] DATA4[7:0]	188h	CAN_TMDL0			I	DAT	ГА3[7:0	)]				DATA2			DATA2[7:0]						I	DATA	1[7:0	)]					Γ	)ATA	0[7:0	]		
18Ch		Reset Value	x	x	x	x	x	x	х	x	х	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	х	x	х	x	x
Reset Value   x   x   x   x   x   x   x   x   x	18Ch	CAN_TMDH0		DATA7[7:0]						DATA6[7:0]								I	DATA	5[7:0	)]					Ε	)ATA	4[7:0	]					
		Reset Value	х	х	х	х	х	x	х	x	х	х	х	х	х	х	х	х	х	х	x	x	х	x	х	х	х	х	х	х	х	х	x	x



Offset	Register	31	29	28	/7	56	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	6	8	7	9	2	4	3	2	-	0
o i i sec		., .,		I						.,	- (4	(1							l		- 1										တ္ရ	
190h	CAN_TMI1		S	TDID[:	[0:0]	]/EX	TID[28	3:18	]								1		Е	XTID	[17:0]									IDE	RTRQ	TXRQ
	Reset Value	x x	x	X 2	¢.	x	х	х	x	х	х	х	x	x	х	х	х	x	х	х	х	x	х	x	х	х	х	х	х	х	х	0
194h	CAN_TMDT1						M	ГΙМ	[15:0]											Reserved				TGT			Keserved			DLC	[3:0]	
	Reset Value	x x	x	x 2	c .	x	x	х	x	х	x	х	x	х	x	х				Res				х		Ď	Ke		х	x	x	х
	CAN_TMDL1		D	ATA3[	7:0]						I	DAT	<b>A</b> 2[7:0	)]					Ι	DATA	1[7:0]						Ι	DATA	0[7:0	)]		
198h	Reset Value	x x	х	х :	ζ.	х	х	x	х	х	х	х	х	x	х	х	х	x	x	x	x	x	х	x	х	х	х	х	x	х	х	x
				l l									l		l				l									l .				
19Ch	CAN_TMDH1		Д	ATA7[	7:0]				-		1	DAT	A6[7:0	)]	1				1	DATA:	5[7:0]						ı	DATA	4[7:0	) 		
	Reset Value	x x	x	X Z	(	x	х	Х	х	х	х	х	х	х	х	х	х	х	х	х	х	x	х	X	х	х	х	х	х	х	х	x
1A0h	CAN_TMI2		S	TDID[	0:0]	]/EX′	TID[28	3:18	l										Е	XTID	[17:0]									IDE	RTRQ	TXRQ
	Reset Value	x x	x	X	(	x	x	х	x	x	x	х	x	x	x	x	x	x	х	x	x	x	x	x	х	х	х	х	х	х	x	0
1 4 41	CAN_TMDT2						M	ГІМ	[15:0]											Reserved				TGT		7	Deal			DLC	[3:0]	
1A4h	Reset Value	x x	x	x	ζ.	x	x	х	x	х	x	x	x	x	x	х				Rese				x		-	Kese		x	x	x	x
	CAN_TMDL2	.2 DATA3[7:0] DATA2[7:0] DATA1[7:0]						Г	)ATA	0[7:0	1																					
1A8h									DATA0[7:0]																							
	Reset Value	х х	Х	х	(	х	х	х	Х	Х	х	Х	Х	Х	Х	Х	х	X	Х	Х	Х	х	X	X	Х	Х	Х	Х	Х	х	х	Х
1ACh	CAN_TMDH2		D	ATA7[	7:0]				DATA6[7:0]								DATA5[7:0]							DATA				A4[7:0]				
	Reset Value	x x	x	x z	ζ.	x	х	х	x	x	x	х	x	x	x	х	x	x	x	x	x	x	x	x	x	x	x	х	x	x	х	х
1B0h	CAN_RMI0		S	TDID[	0:0]	]/EX	TID[28	3:18	l								EXTID[17:0]								IDE	RTRQ	Reserved					
	Reset Value	x x	х	x 2	(	х	х	x	x	x	x	х	x	x	х	х	х	x	х	x	х	x	x	х	х	х	х	х	х	x	x	Res
	CAN_RMDT0						M	ГІМ	[15:0]											FMI[	7:0]					7	pey			DLC	[3:0]	
1B4h	Reset Value	x x	x	х :	ζ.	x	х	x	x	х	x	x	х	x	х	х	х	x	х	x	x	x	х	x		2	Keserved		x	x	х	x
1001				l l											ļ				<u> </u>	<u> </u>								T				
1B8h	CAN_RMDL0		ט	ATA3[	/;0]					ı	1	JA I	A2[7:0	י <u>י</u>	ı				1	DATA	1[7:0]	[7:0] DATA0[7:0]										
	Reset Value	х х	х	X 2	ζ.	х	х	х	х	Х	х	х	х	Х	х	Х	х	х	х	х	х	Х	х	х	х	х	х	х	х	х	х	х
1BCh	CAN_RMDH0	DATA7[7:0]						I	DAT	A6[7:0	)]					Ι	DATA:	5[7:0]						Ι	DATA	4[7:0	]					
	Reset Value	x x	x	x z	C	x	х	х	x	х	x	х	x	х	х	x	х	x	x	x	x	x	x	х	х	х	x	х	x	x	х	х
1C0h	CAN_RMI1		S	TDID[	0:0]	]/EX	TID[28	3:18	l										Е	XTID	[17:0]									IDE	RTRQ	Reserved
icon	Reset Value	x x	x x x x x x x x x					x x x x x x x x x x					x x x x x x x x x x					х	х	х	х	х	x	x	x	Rese						
	CAN_RMDT1	MTIM[15:						5:01															DLC[3:0]									
1C4h					<u> </u>	ı							1		Reserv																	
	Reset Value	x x	X	X 2	(	X	X	Х	Х	x	Х	Х	х	х	х					х	х	Х										



Offset	Register	31 31 31 31 31 31 31 31 31 31 31 31 31 3
	CAN_RMDL1	DATA3[7:0] DATA2[7:0] DATA1[7:0] DATA0[7:0]
1C8h	Reset Value	X
	CAN_RMDH1	DATA7[7:0] DATA6[7:0] DATA5[7:0] DATA4[7:0]
1CCh	Reset Value	x x x x x x x x x x x x x x x x x x x
1D0h		Reserved
1FFh		
200h	CAN_FMC	Reserved
	Reset Value	
204h	CAN_FM1	FB[13:0]
	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
208h		Reserved
	CAN_FS1	
20Ch		FSC[13:0]
	Reset Value	0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0
210h		Reserved
214h	CAN_FFA1	FAF[13:0]
	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0
218h		Reserved
21Ch	CAN_FA1	FAC[13:0]
	Reset Value	0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0
220h		Reserved
224h -		Reserved
23Fh		
240h	CAN_F0B1	FBC[31:0]
	Reset Value	x
244h	CAN_F0B2	FBC[31:0]
	Reset Value	x
248h	CAN_F1B1	FBC[31:0]
	Reset Value	x x x x x x x x x x x x x x x x x x x



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
24Ch	CAN_F1B2																FBC[:	31:0]															
	Reset Value	х	x	х	x	x	х	х	х	x	х	х	х	x	х	х	х	х	х	х	x	х	x	х	x	x	x	x	х	х	x	x	x
																	Document	neset ved															
2A8h	CAN_F13B1																FBC[:	31:0]															
	Reset Value	х	x	x	x	х	x	х	х	х	x	х	x	x	x	х	х	х	х	х	x	x	x	х	x	х	х	х	x	x	x	x	x
2ACh	CAN_F13B2																FBC[:	31:0]															
	Reset Value	x	х	x	х	х	x	х	х	х	x	х	x	x	x	х	х	x	х	х	x	х	х	х	x	x	х	x	x	x	x	х	x

# 26.7.3 CAN Control and Status Register

Abbreviations used in register descriptions, please refer to 1.1 section.

# 26.7.3.1 CAN Master Control Register (CAN\_MCTRL)

Address offset: 0x00

Reset value: 0x0001 0002

31														17	16
				1			Reserved								DBGF
15	14	•	•		•	•	8	7	6	5	4	3	2	1	rw 0
MRST				Reserved				TTCM	ABOM	AWKUM	NART	RFLM	TXFP	SLPRQ	INIRQ
rs		•						rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:17	Reserved	Reserved, the reset value must be maintained.
16	DBGF	Debug freeze
		0: During debugging, CAN works as usual.
		1: Freeze the reception/transmission of CAN during debugging. The receiving
		FIFO can still be read, written and controlled normally.
		Notes: DBG_CTRL.CAN_STOP bit must be set when CAN is frozen, please refer
		to 26.3.7: Debugging mode.
15	MRST	CAN software master reset
		0: This peripheral works normally;
		1: enforce reset CAN, after which CAN enters sleep mode and CAN_RFFx.FFMP
		bit and CAN_MCTRL register are initialized to their reset values. After that, the
		hardware automatically clears this bit.
14:8	Reserved	Reserved, the reset value must be maintained.
7	TTCM	Time triggered communication mode
		0: disable time triggered communication mode;



Bit Field	Name	Description
		1: enable time trigger communication mode.
		Notes: For more information about time-triggered communication mode, please
		refer to 26.4.2: Time-triggered communication mode.
6	ABOM	Automatic bus-off management
		This bit determines the conditions under which the CAN hardware can exit the
		bus-off state.
		0: The process of exiting the bus-off state is that after the software sets the
		CAN_MCTRL.INIRQ bit and then clears it, once the hardware detects 128
		consecutive 11-bit recessive bits, it exits the bus-off state;
		1: Once the hardware detects 128 consecutive 11-bit recessive bits, it will
		automatically exit the bus-off state.
		Notes: For more information about bus-off status, please refer to 26.5.1: Error
		management.
5	AWKUM	Automatic wake up mode
		This bit determines whether CAN is awakened by hardware or software when it is
		in sleep mode.
		0: The sleep mode is awakened by the software by clearing the
		CAN_MCTRL.SLPRQ bit;
		1: Sleep mode is automatically awakened by hardware by detecting CAN
		messages. At the same time of wake-up, the hardware automatically clears the
		CAN_MSTS.SLPRQ and CAN_MSTS.SLPAK bits.
4	NART	No automatic retransmission
		0: According to the CAN standard, when the CAN hardware fails to send a
		message, it will automatically retransmit it until it is successfully sent;
		1: CAN message is only sent once, regardless of the sending result (success, error
		or arbitration loss).
3	RFLM	Receive FIFO locked mode.
		0: the FIFO is not locked when receiving overflows, and when the message of the
		receiving FIFO is not read out, the next received message will overwrite the last
		message;
		1: FIFO is locked when receiving overflow. When the message of receiving FIFO
		is not read out, the next received message will be discarded.
2	TXFP	Transmit FIFO priority
		When there are multiple messages waiting to be sent at the same time, this bit
		determines the sending order of these messages.
		0: Priority is determined by the identifier of the message;
		1: Priority is determined by the order in which requests are sent.
1	SLPRQ	Sleep mode request
		The software can request the CAN to enter the sleep mode by setting this bit, and
		once the current CAN activity (sending or receiving messages) ends, the CAN
		will enter the sleep mode.
		Clear by software to make CAN exit sleep mode.




Bit Field	Name	Description
		When the CAN_MCTRL.AWKUM bit is set and the SOF bit is detected in the
		CAN Rx signal, the hardware clears this bit.
		This bit is set after reset, that is, CAN is in sleep mode after reset.
0	INIRQ	Initialization request
		clear this bit by software can make CAN exit from initialization mode: when
		CAN leaves Initialization mode and entering normal mode, it needs to detect 11
		consecutive recessive bits at the receiving pin, CAN will be synchronized and
		ready for receiving and sending data. To this end, the hardware correspondingly
		the CAN_MSTS.INIAK bit is cleared.
		Setting this bit by software enables CAN to enter initialization mode from normal
		operation mode: once the current CAN activity (sending or receiving) is over, the
		hardware sets the CAN_MSTS.INIAK bit and CAN enters initialization mode.

# 26.7.3.2 CAN Master Status Register (CAN\_MSTS)

Address offset: 0x04

Reset value: 0x0000c02



Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained.
11	RXS	CAN Rx signal
		This bit reflects the actual level of the CAN receive pin (CAN_RX).
10	LSMP	Last sample point
		The last sampled value of the CAN receive pin (corresponding to the value of the
		current receive bit).
9	RXMD	Receive mode
		if this bit equals to 1 indicates CAN is currently the receiver.
8	TXMD	Transmit mode
		if this bit equals to 1 indicates CAN is currently the transmitter.
7:5	Reserved	Reserved, the reset value must be maintained.
4	SLAKINT	Sleep acknowledge interrupt
		When CAN_INTE.SLKITE=1, once CAN enters sleep mode, hardware will set
		this bit, and then the corresponding interrupt will be triggered. When this bit is
		set, if the CAN_INTE.SLKITE bit is set, a state change interrupt will be
		generated.
		Software can clear this bit, and hardware also clears this bit when
ı		CAN_MSTS.SLPAK bit is cleared.




Bit Field	Name	Description
		Notes: When CAN_INTE.SLKITE=0, this bit should not be queried, but the
		CAN_MSTS.SLPAK bit should be queried to know the sleep state.
3	WKUINT	Wakeup interrupt
		When CAN is in sleep state, once the start of frame bit (SOF) is detected, the
		hardware will set this bit; And if the CAN_INTE.WKUITE bit is set, a state
		change interrupt is generated.
		This bit is cleared by software.
2	ERRINT	Error interrupt
		When an error is detected, a bit of the CAN_ESTS register will be set, and if the
		corresponding interrupt enable bit of the CAN_INTE register is also set, the
		hardware will set this bit; If the CAN_INTE.ERRITE bit is set, a state change
		interrupt is generated. This bit is cleared by software.
1	SLPAK	Sleep acknowledge
		This bit is set by hardware, indicating that the software CAN module is in sleep
		mode. This bit is the confirmation of the software request to enter sleep mode
		( the CAN_MCTRL.SLPRQ bit is set).
		Hardware clears this bit when CAN exits sleep mode (CAN leaves Sleep mode
		and entering normal mode, it needs to be synchronized with CAN bus).
		Synchronization with CAN bus here means that the hardware needs to detect 11
		consecutive recessive bits on the RX pin of CAN.
		Notes: clearing CAN_MCTRL.SLPRQ bit by software or hardware will start the
		process of exiting sleep mode. See the description of CAN_MCTRL.AWKUM bit
		for details of clearing CAN_MCTRL.SLPRQ bit.
0	INIAK	Initialization acknowledge
		This bit is set by hardware, indicating that the software CAN module is in
		initialization mode. This bit is the confirmation of the software request to enter
		the initialization mode (the CAN_MCTRL.INIRQ bit is set).
		Hardware clears this bit when CAN exits initialization mode (CAN leaves
		Initialization mode and entering normal mode, it needs to be synchronized with
		CAN bus). Synchronization with CAN bus here means that the hardware needs to
		detect 11 consecutive recessive bits on the RX pin of CAN.

### 26.7.3.3 CAN Transmit Status Register (CAN\_TSTS)

Address offset: 0x08

Reset value: 0x1C00 0000





Bit Field	Name	Description
31	LOWM2	Lowest priority flag for mailbox 2
		When multiple mailboxes are waiting to send messages, and the priority of
		mailbox 2 is the lowest, hardware sets this bit.
30	LOWM1	Lowest priority flag for mailbox 1
		When multiple mailboxes are waiting to send messages, and the priority of
		mailbox 1 is the lowest, hardware sets this bit.
29	LOWM0	Lowest priority flag for mailbox 0
		When multiple mailboxes are waiting to send messages, and the priority of
		mailbox 0 is the lowest, hardware sets this bit.
		Notes: If there is only one mailbox waiting, CAN_TSTS.LOW[2:0] is cleared
28	TMEM2	Transmit mailbox 2 empty
		When there is no message waiting to be sent in mailbox 2, hardware sets this bit.
27	TMEM1	Transmit mailbox 1 empty
		When there is no message waiting to be sent in mailbox 1, hardware sets this bit.
26	TMEM0	Transmit mailbox 0 empty
		When there is no message waiting to be sent in mailbox 0, hardware sets this bit.
25:24	CODE[1:0]	Mailbox code
		When at least one sending mailbox is empty, these two bits represent the next
		empty sending mailbox number.
		When all sending mailboxes are empty, these two bits represent the sending
		mailbox number with the lowest priority.
23	ABRQM2	Abort request for mailbox 2
		Set this bit, software can stop the sending request of mailbox 2, and hardware
		clears this bit when the sending message of mailbox 2 is idle. If there is no
		message waiting to be sent in mailbox 2, it will have no effect to set this bit.
22:20	Reserved	Reserved, hardware force is 0.
19	TERRM2	Transmission error of mailbox 2 failed.
		When the mailbox 2 fails to send due to an error, set this bit.
18	ALSTM2	Arbitration lost for mailbox 2
10	112011112	When the mailbox 2 fails to send due to the loss of arbitration, set this bit.
17	TXOKM2	Transmission OK of mailbox 2
17	171011112	The hardware updates this bit after each sending attempt of mailbox 2:
		0: The last sending attempt is not yet successful;
		The last sending attempt as not yet successful.  1: The last sending attempt was successful.
		When the sending request of mailbox 2 is successfully completed, hardware sets
		this bit. See Figure 26-7.
16	RQCPM2	Request completed mailbox 2
10	RQCI WIZ	When the last request (send or abort) for mailbox 2 is completed, the hardware
		will set this bit.
		Writing '1' to this bit by software can clear it; When the hardware receives the
		which grade to this oil by software can clear it, which the hardware receives the



Bit Field	Name	Description
		When this bit is cleared, other sending status bits (CAN_TSTS.TXOKM2,
		CAN_TSTS.ALSTM2 and CAN_TSTS.TERRM2 bits) of mailbox 2 are also
		cleared.
15	ABRQM1	Abort request for mailbox 1
		Set this bit, the software can stop the sending request of mailbox 1, and the
		hardware clears this bit when the sending message of mailbox 1 is idle. If there is
		no message waiting to be sent in mailbox 1, it will have no effect to set this bit.
14:12	Reserved	Reserved, the reset value must be maintained.
11	TERRM1	Transmission error of mailbox 1
		When the mailbox 1 fails to send due to an error, set this bit.
10	ALSTM1	Arbitration lost for mailbox 1
		When the mailbox 1 fails to send due to the loss of arbitration, set this bit
9	TXOKM1	Transmission OK of mailbox 1
		The hardware updates this bit after each sending attempt of mailbox 1:
		0: The last sending attempt is not yet successful;
		1: The last sending attempt was successful.
		When the sending request of mailbox 1 is successfully completed, the hardware
		sets this bit. See Figure 26-7.
8	RQCPM1	Request completed mailbox 1
		When the last request (send or abort) for mailbox 1 is completed, the hardware
		sets this bit.
		Writing '1' to this bit by software can clear it; When the hardware receives the
		send request, it can also clears this bit (the CAN_TMI1.TXRQ bit is set).
		When this bit is cleared, other sending status bits (CAN_TSTS.TXOKM1,
		CAN_TSTS.ALSTM1 and CAN_TSTS.TERRM1 bits) of mailbox 1 are also
		cleared.
7	ABRQM0	Abort request for mailbox 0
		The software can stop the sending request of mailbox 0 by setting this bit, and the
		hardware clears this bit when the sending message of mailbox 0 is idle. If there is
		no message waiting to be sent in mailbox 0, it will have no effect to set this bit.
6:4	Reserved	Reserved, the reset value must be maintained.
3	TERRM0	Transmission error of mailbox 0
		When the mailbox 0 fails to send due to an error, set this bit.
2	ALSTM0	Arbitration lost for mailbox 0
		When the mailbox 0 fails to send due to the loss of arbitration, set this bit
1	TXOKM0	Transmission OK of mailbox 0
		The hardware updates this bit after each attempt to send mailbox 0:
		0: The last send attempt is not yet successful;
		1: The last sending attempt was successful.
		When the sending request of mailbox 0 is successfully completed, the hardware
		sets this bit. See Figure 26-7.




Bit Field	Name	Description
0	RQCPM0	Request completed mailbox 0
		When the last request (send or abort) for mailbox 0 was completed, the hardware
		sets this bit.
		Writing '1' to this bit by software can clear it; When the hardware receives the
		send request, it can also clears this bit (the CAN_TMI0.TXRQ bit is set).
		When this bit is cleared, other sending status bits (CAN_TSTS.TXOKM0,
		CAN_TSTS.ALSTM0 and CAN_TSTS.TERRM0 bits) of mailbox 0 are also
		cleared.

# 26.7.3.4 CAN Receive FIFO 0 Register (CAN\_RFF0)

Address offset: 0x0c

Reset value: 0x0000 0000



Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained.
5	RFFOM0	Release FIFO 0 output mailbox.
		The software releases the output mailbox of the receive FIFO by setting this bit. If
		the receiving FIFO is empty, it will have no effect on setting this bit, that is, it will
		be meaningful to set this bit only when there is a message in the FIFO. If there are
		more than two messages in FIFO, because of the characteristics of FIFO, the
		software needs to release the output mailbox to access the second message.
		When the output mailbox is released, the hardware clears this bit.
4	FFOVR0	FIFO 0 overrun
		When FIFO 0 is full, a new message is received and the message meets the
		filtering conditions, the hardware sets this bit. This bit is cleared by software.
3	FFULL0	FIFO 0 full
		When there are 3 messages in FIFO 0, the hardware sets this bit'. This bit is
		cleared by software.
2	Reserved	Reserved, the reset value must be maintained.
1:0	FFMP0[1:0]	FIFO 0 message pending
		Number of FIFO messages 0 These two bits reflect the number of messages
		currently stored in the receiving FIFO 0. Every time a new message is stored in
		the receiving FIFO 0, the hardware adds 1 to the CAN_RFF0.FFMP0.
		Every time the software writes '1' to the CAN_RFF0.RFFOM0 bit to release the
		output mailbox, CAN_RFF0.FFMP0 is decremented by 1 until it is 0.



# 26.7.3.5 CAN Receive FIFO 1 Register (CAN\_RFF1)

Address offset: 0x10

Reset value: 0x0000 0000




Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained.
5	RFFOM1	Release FIFO 1 output mailbox.
		The software releases the output mailbox of the receive FIFO by setting this bit. If
		the receiving FIFO is empty, it will have no effect on setting this bit, that is, it will
		be meaningful to set this bit only when there is a message in the FIFO. If there are
		more than two messages in FIFO, because of the characteristics of FIFO, the
		software needs to release the output mailbox to access the second message.
		When the output mailbox is released, the hardware clears this bit.
4	FFOVR1	FIFO 1 overrun
		When FIFO 1 is full, a new message is received and the message meets the
		filtering conditions, the hardware sets this bit. This bit is cleared by software.
3	FFULL1	FIFO 1 full
		When there are 3 messages in FIFO 1, the hardware sets this bit. This bit is
		cleared by software.
2	Reserved	Reserved, the reset value must be maintained.
1:0	FFMP1[1:0]	FIFO 1 message pending
		Number of messages in FIFO 1 These two bits reflect the number of messages
		stored in the current receiving FIFO 1. Every time a new message is stored in
		receiving FIFO 1, the hardware adds 1 to CAN_RFF1.FFMP1.
		Every time the software releases the output mailbox by writing '1' to
		CAN_RFF1.RFFOM1 bit, CAN_RFF1.FFMP1 is decremented by 1 until it is 0.

# 26.7.3.6 CAN Interrupt Enable Register (CAN INTE)

Address offset: 0x14

Reset value: 0x0000 0000





Bit Field	Name	Description
31:18	Reserved	Reserved, the reset value must be maintained.
17	SLKITE	Sleep interrupt enable
		0: when the CAN_MSTS.SLAKINT bit is set, no interrupt is generated;
		1: when the CAN_MSTS.SLAKINT bit is set, an interrupt is generated.
16	WKUITE	Wakeup interrupt enable
		0: when CAN_MSTS.WKUINT bit is set, no interrupt is generated;
		1: when CAN_MSTS.WKUINT bit is set, an interrupt is generated.
15	ERRITE	Error interrupt enable
		0: When there is an error registration in the CAN_ESTS register, no interrupt is
		generated;
		1: When there is an error registration in the CAN_ESTS register, an interrupt is
		generated.
14:12	Reserved	Reserved, the reset value must be maintained.
11	LECITE	Last error code interrupt enable
		0: When an error is detected, when the hardware sets CAN_ESTS.LEC[2:0], the
		CAN_MSTS.ERRINT bit is not set;
		1: When an error is detected, when the hardware sets CAN_ESTS.LEC[2:0], the
		CAN_MSTS.ERRINT bit is set.
10	BOFITE	Bus-off interrupt enable
		0: When CAN ESTS.BOFFL bit is set, CAN MSTS.ERRINT bit is not set;
		1: When the CAN_ESTS.BOFFL bit is set, set the CAN_MSTS.ERRINT bit.
9	EPVITE	Error passive interrupt enable
		0: when CAN ESTS.EPVFL bit is set, CAN MSTS.ERRINT bit is not set;
		1: when CAN_ESTS.EPVFL bit is set, set the CAN_MSTS.ERRINT bit.
8	EWGITE	Error warning interrupt enable
		0: When CAN_ESTS.EWGFL bit is set, CAN_MSTS.ERRINT bit is not set;
		1: when the CAN_ESTS.EWGFL bit is set, set the CAN_MSTS.ERRINT bit.
7	Reserved	Reserved, the reset value must be maintained.
6	FOVITE1	FIFO 1 overflow interrupt enable
		0: When CAN RFF1.FFOVR bit is set, no interrupt is generated;
		1: When CAN RFF1.FFOVR bit is set, an interrupt is generated.
5	FFITE1	FIFO 1 full interrupt enable
		0: When CAN RFF1.FFULL bit is set, no interrupt is generated;
		1: When CAN RFF1.FFULL bit is set, an interrupt is generated.
4	FMPITE1	FIFO 1 message pending interrupt enable
		0: When CAN RFF1.FFMP[1:0] bits are non-0, no interrupt is generated;
		1: When CAN_RFF1.FFMP[1:0] bits are not 0, an interrupt is generated.
3	FOVITE0	FIFO 0 overflow interrupt enable
		0: When CAN RFF0.FFOVR bit is set, no interrupt is generated;
		1: When CAN_RFF0.FFOVR bit is set, an interrupt is generated.
2	FFITE0	FIFO 0 full interrupt enable




Bit Field	Name	Description
		0: When CAN_RFF0.FFULL bit is set, no interrupt is generated;
		1: When CAN_RFF0.FFULL bit is set, an interrupt is generated.
1	FMPITE0	FIFO 0 message pending interrupt enable
		0: When CAN_RFF0.FFMP[1:0] bits are non-0, no interrupt is generated;
		1: When CAN_RFF0.FFMP[1:0] bits are not 0, an interrupt is generated.
0	TMEITE	Transmit mailbox empty interrupt enable.
		0: When CAN_TSTS.RQCPMx bit is set, no interrupt is generated;
		1: When CAN_TSTS.RQCPMx bit is set, an interrupt is generated.
		Notes: Please refer to 26.5 Section CAN interrupt.

# 26.7.3.7 CAN Error Status Register (CAN\_ESTS)

Address offset: 0x18

Reset value: 0x0000 0000



Bit Field	Name	Description
31:24	RXEC[7:0]	Receive error counter
		This counter is implemented according to the receiving part of the fault definition
		mechanism of CAN protocol. According to the standard of CAN, when receiving
		error, the counter is incremented by 1 or incremented by 8 according to the error
		condition; After each successful reception, the counter is decremented by 1, or
		when the value of the counter is greater than 127, its value is set to 120. When the
		value of this counter exceeds 127, CAN enters the error passive state.
23:16	TXEC[7:0]	Least significant byte of the 9-bit transmit error counter
		Similar to the above, this counter is implemented according to the sending part of
		the fault definition mechanism of CAN protocol.
15:7	Reserved	Reserved, the reset value must be maintained.
6:4	LEC[2:0]	The Last error code.
		When an error is detected on the CAN bus, the hardware is set according to the
		error situation. When the message is sent or received correctly, the hardware clears
		its value to '0'.
		The hardware does not use error code 7, and the software can set this value, so that
		the code update can be detected.
		000: there is no error;
		001: Bit padding error;
		010: wrong Format (form);
		011: Acknowledgment (ack) error;




Bit Field	Name	Description
		100: recessive dislocation (CAN transmits recessive but detect dominant on the
		bus);
		101: dominant dislocation(CAN transmits dominant but detect recessive on the
		bus);
		110: CRC error;
		111: Set by software.
3	Reserved	Reserved, the reset value must be maintained.
2	BOFFL	Bus-off flag
		When going bus-off, hardware sets this bit. When the transmission error counter
		CAN_TSTS.TXEC overflows, that is, it is greater than 255, CAN goes bus-off.
		Please refer to 26.5.1 section.
1	EPVFL	Error passive flag
		When the number of errors reaches the threshold of error passivity, the hardware
		sets the bit.
		(The value of the receiving error counter or the sending error counter is > 127).
0	EWGFL	Error warning flag
		When the number of errors reaches the warning threshold, the hardware sets the
		bit.
		(The value of the receiving error counter or the sending error counter is $\geq$ 96).

# 26.7.3.8 CAN Bit Timing Register (CAN\_BTIM)

Address offset: 0x1C

Reset value: 0x0123 0000

Notes: This register CAN only be accessed by software when CAN is in initialization mode.



Bit Field	Name	Description
31	SLM	Silent mode (debug)
		0: Normal state;
		1: Silent mode.
30	LBM	Loop back mode (debug)
		0: Loopback mode is prohibited;
		1: Loopback mode is allowed.
29:26	Reserved	Reserved, the reset value must be maintained.
25:24	RSJW[1:0]	Resynchronization jump width
		For resynchronization, this bit field defines the upper limit of how many time units



Bit Field	Name	Description
		CAN be extended or shortened by CAN hardware in each bit.
		$t_{RJW} = t_{CAN} x (RSJW[1:0] + 1).$
23	Reserved	Reserved, the reset value must be maintained.
22:20	TBS2[2:0]	Time segment 2
		This bit field defines how many time units time period 2 occupies.
		$t_{BS2} = t_{CAN} x (TBS2[2:0] + 1).$
19:16	TBS1[3:0]	Time segment 1
		This bit field defines how many time units time period 1 occupies.
		$t_{BS1} = t_{CAN} x (TBS1[3:0] + 1)$
		For details of bit time characteristics, please refer to section 26.4.7 secton: bit time
		characteristics.
15:10	Reserved	Reserved, the reset value must be maintained.
9:0	BRTP[9:0]	Baud rate prescaler
		This bit field defines the time length of the time unit (tq)
		$t_q = (BRTP[9:0]+1) \times t_{PCLK}$

# 26.7.4 CAN Mailbox Register

This section describes the sending and receiving mailbox registers. For more information about register mapping, refer to 26.4.6 section: message storage.


# 26.7.4.1 Tx mailbox identifier register(CAN\_TMIx)(x=0..2)

Address offset: 0x180, 0x190, 0x1A0

Reset value: 0xXXXX XXXX,X= undefined bit (except bit 0, TXRQ=0 at reset)

*Notes*: 1. This register is write-protected when the mailbox to which it belongs is waiting to be sent;

2. This register implements the send request control function (bit 0)-the reset value is 0.



Bit Field	Name	Description
31:21	STDID[10:0]/EXTID[28:18]	Standard identifier or extended identifier
		Depending on the content of CAN_TMIx.IDE bits, these bits are either standard
		identifiers or high bytes of extended identity.
20:3	EXTID[17:0]	Extended identifier
		Low byte of extended identity.
2	IDE	Identifier extension.
		This bit determines the type of identifier used for sending messages in the




Bit Field	Name	Description
		mailbox.
		0: Use standard identifier;
		1: Use extended identifiers.
1	RTRQ	The Remote transmission request
		0: data frame;
		1: Remote frame.
0	TXRQ	Transmit mailbox request
		It is set by the software to request to send the data of the mailbox. When the data
		transmission is completed and the mailbox is empty, hardware clears it.

### 26.7.4.2 Tx Mailbox Data Length and Time Stamp Register (CAN\_TMDTx)(x=0..2)

When the mailbox is not empty, all bits in this register are write-protected.

Address offset: 0x184, 0x194, 0x1A4

Reset value: undefined



Bit Field	Name	Description
31:16	MTIM[15:0]	Message time stamp
		This field contains the value of the 16-bit timer at the time of sending the
		message SOF.
15:9	Reserved	Reserved, the reset value must be maintained.
8	TGT	Transmit global time
		This bit is valid only when the CAN is in time-triggered communication mode,
		that is, the CAN_MCTRL.TTCM bit is set.
		0: Do not send the time stamp CAN_TMDTx.MTIM[15:0];
		1: send the time stamp CAN_TMDTx.MTIM[15:0]. In a message of length 8, the
		time stamp CAN_TMDTx.MTIM[15:0] is the last two bytes sent:
		CAN_TMDTx.MTIM[7:0] is the seventh byte and CAN_TMDTx.MTIM[15:8] is
		the eighth byte. They replace the data written in CAN_TMDHx[31:16]
		(CAN_TMDLx.DATA6[7:0] and CAN_TMDLx.DATA7[7:0]). In order to send
		the 2 bytes of the timestamp, DLC must be programmed to 8.
7:4	Reserved	Reserved, the reset value must be maintained.
3:0	DLC[3:0]	Data length code
		This field specifies the data length of the data message or the data length
		requested by the remote frame. One message contains 0 to 8 bytes of data, which
		is determined by DLC.




### 26.7.4.3 Tx Mailbox Low Byte Data Register(CAN\_TMDLx) (x=0..2)

When the mailbox is not empty, all bits in this register are write-protected.

Address offset: 0x188, 0x198, 0x1A8

Reset value: undefined




Bit Field	Name	Description
31:24	DATA3[7:0]	Data byte 3
		Data byte 3 of the message.
23:16	DATA2[7:0]	Data byte 2
		Data byte 2 of the message.
15:8	DATA1[7:0]	Data byte 1
		Data byte 1 of the message.
7:0	DATA0[7:0]	Data byte 0
		Data byte 0 of the message.
		Notes: the message contains 0 to 8 bytes of data, starting from byte 0.

#### 26.7.4.4 Tx Mailbox High Byte Data Register(CAN TMDHx) (x=0..2)

When the mailbox is not empty, all bits in this register are write protected.

Address offset: 0x18c, 0x19c, 0x1ac

Reset value: undefined



Bit Field	Name	Description				
31:24	DATA7[7:0]	Data byte 7				
		Data byte 7 of the message.				
		Notes: If the CAN_MCTRL.TTCM bit is '1' and the CAN_TMDTx.TGT bit of this				
		mailbox is also '1', then DATA7 and DATA6 will be replaced by TIME stamps.				
23:16	DATA6[7:0]	Data byte 6				
		Data byte 6 of the message.				
15:8	DATA5[7:0]	Data byte 5				



Bit Field	Name	Description		
		Data byte 5 of the message.		
7:0	DATA4[7:0]	Data byte 4		
		Data byte 4 of the message.		

#### 26.7.4.5 Receive FIFO Mailbox Identifier Register (CAN RMIx) (x=0..1)

Address offset: 0x1B0, 0x1C0

Reset value: undefined

Notes: All receiving mailbox registers are read-only.

31								21	20				16
			 STDID[	10:0]/EXTI	D[28:18]						XTID[17:1:	3]	.
15	•	•		r	1					3	r 2	1	0
				E	 EXTID[12:0	)]					IDE	RTRQ	Reserved
					r	•					r	r	


Bit Field Name Description 31:21 STDID[10:0]/EXTID[28:18] Standard identifier or extended identifier Depending on the content of CAN RMIx.IDE bits, these bits are either standard identifiers or high bytes of extended identity. 20:3 EXTID[17:0] Extended identifier Low byte of extended identity. IDE Identifier extension. This bit determines the type of identifier used for sending messages in the 0: Use standard identifier; 1: Use extended identifiers. **RTRQ** Remote transmission request 0: data frame; 1: Remote frame. Reserved Reserved, the reset value must be maintained.

### 26.7.4.6 Receive FIFO Mailbox Data Length and Time Stamp Register(CAN\_RMDTx)(x=0..1)

Address offset: 0x1B4, 0x1C4

Reset value: undefined

Notes: All receiving mailbox registers are read-only.






Bit Field	Name	Description			
31:16	MTIM[15:0]	Message time stamp			
		This field contains the value of the 16-bit timer at the time of sending the			
		message SOF.			
15:8	FMI[7:0]	Filter match index			
		Here is the filter serial number of the information transfer stored in the mailbox.			
		For details of identifier filtering, please refer to 26.4.5 section: Identifier filtering.			
7:4	Reserved	Reserved, the reset value must be maintained.			
3:0	DLC[3:0]	Data length code			
		This field indicates the data length $(0~8)$ of the received data frame. For remote			
		frame requests, the data length DLC is always 0.			

### 26.7.4.7 Receive FIFO Mailbox Low Byte Data Register(CAN\_RMDLx)(x=0..1)

Address offset: 0x1B8, 0x1C8

Reset value: undefined

Notes: All receiving mailbox registers are read-only.



Bit Field	Name	Description			
31:24	DATA3[7:0]	Data byte 3			
		Data byte 3 of the message.			
23:16	DATA2[7:0]	Data byte 2			
		Data byte 2 of the message.			
15:8	DATA1[7:0]	Data byte 1			
		Data byte 1 of the message.			
7:0	DATA0[7:0]	Data byte 0			
		Data byte 0 of the message.			
		Notes: the message contains 0 to 8 bytes of data, starting from byte 0.			


# 26.7.4.8 Receive FIFO Mailbox High Byte Data Register(CAN\_RMDHx) (x=0..1)

Address offset: 0x1BC, 0x1CC

Reset value: undefined

Note: All receiving mailbox registers are read-only.





Bit Field	Name	Description	
31:24	DATA7[7:0]	Data byte 7	
		Data byte 7 of the message.	
23:16	DATA6[7:0]	Data byte 6	
		Data byte 6 of the message.	
15:8	DATA5[7:0]	Data byte 5	
		Data byte 5 of the message.	
7:0	DATA4[7:0]	Data byte 4	
		Data byte 4 of the message.	


# 26.7.5 CAN Filter Register

#### 26.7.5.1 CAN Filter Master Control Register (CAN FMC)

Address offset: 0x200

Reset value: 0x2A1C 0E01

Notes: The unreserved bits of this register are completely controlled by software.



Bit Field	Name	Description	
31:1	Reserved	Reserved, the reset value must be maintained.	
0	FINITM	Filter init mode	
		Initialization mode settings for all filter groups.	
		0: The filter group works in normal mode;	
		1: The filter group works in initialization mode.	


### 26.7.5.2 CAN Filter Mode Register (CAN\_FM1)

Address offset: 0x204

Reset value: 0x0000 0000

**Notes**: You can only write to this register when you set CAN\_FMC.FINITM bit and put the filter in initialization mode.






Bit Field	Name	Description	
31:28	Reserved	Reserved, the reset value must be maintained.	
13:0	FBx	Filter mode	
		Working mode of filter group X	
		0: Two 32-bit registers of CAN_FiRx work in identifier mask mode;	
		1: Two 32-bit registers of CAN_FiRx work in identifier list mode.	

### 26.7.5.3 CAN Filter Scale Register (CAN FS1)

Address offset: 0x20C

Reset value: 0x0000 0000

**Notes**: You can only write to this register when you set CAN\_FMC.FINITM bit and put the filter in initialization mode.



Bit Field	Name	Description
31:28	Reserved	Reserved, the reset value must be maintained.
13:0	FSCx	Filter scale configuration
		Bit width of filter group x (13~0).
		0: The filter bit width is 2 16-bits;
		1: The filter bit width is a single 32-bit.

#### 26.7.5.4 CAN Filter FIFO Assignment Register (CAN FFA1)


Address offset: 0x214

Reset value: 0x0000 0000

Notes: You can only write to this register when you set CAN\_FMC.FINITM bit and put the filter in initialization

mode.






Bit Field	Name	Description			
31:28	Reserved	Reserved, the reset value must be maintained.			
13:0	FAFx	Filter FIFO assignment for filter x			
		After the message is filtered by a certain filter, it will be stored in its associated			
		FIFO.			
		0: the filter is associated to FIFO0;			
		1: the filter is associated to FIFO1.			

### 26.7.5.5 CAN Filter Activation Register (CAN\_FA1)

Address offset: 0x21C

Reset value: 0x0000 0000



Bit Field	Name	Description			
31:28	Reserved	Reserved, the reset value must be maintained.			
13:0	FACx	Filter active			
		The software sets '1' for someone to activate the corresponding filter. The			
		corresponding filter register i(CAN_FiR[2:1]) can only be modified after the			
		CAN_FA1.FACx bit is cleared or the CAN_FMC.FINITM bit is set.			
		0: The filter is disabled;			
		1: The filter is activated.			

### 26.7.5.6 CAN Filter I Register x (CAN\_FiRx) (i=0..13;x=1..2)

Address offset: 0x240h, 0x31C

Reset value: undefined

**Notes**: 14 groups of filters:  $i = 0 \dots 13$ . Each group of filters consists of two 32-bit registers, CAN FiR[2:1].

Only when the corresponding CAN\_FA1.FACx bit is cleared or the CAN\_FMC.FINIT bit is set, the corresponding filter register can be modified.



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FBC31	FBC30	FBC29	FBC28	FBC27	FBC26	FBC25	FBC24	FBC23	FBC22	FBC21	FBC20	FBC19	FBC18	FBC17	FBC16
rw 15	rw 14	rw 13	rw 12	rw 11	rw 10	rw 9	rw 8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
FBC15	FBC14	FBC13	FBC12	FBC11	FBC10	FBC9	FBC8	FBC7	FBC6	FBC5	FBC4	FBC3	FBC2	FBC1	FBC0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description	
31:0	FBC[31:0]	Filter bits	
		Identifier pattern	
		Each bit of the register corresponds to the level of the corresponding bit of the	
		expected identifier.	
		0: the corresponding bit is expected to be dominant;	
		1: The corresponding bit is expected to be recessive.	
		Mask bit pattern	
		Each bit of the register indicates whether the corresponding identifier register bit	
		must be consistent with the corresponding bit of the expected identifier.	
		0: Don't care, this bit is not used for comparison;	
		1: Must match, and the incoming identifier bit must be consistent with the	
		identifier register bit corresponding to the filter.	

Notes: According to the different settings of filter bit width and mode, the functions of the two registers in the filter bank are different. For the mapping of filters, function description and association of mask registers, see 26.4.5 Section: identifier filtering.

Mask/identifier register in mask mode has the same definition as register bit in identifier list mode.

See for the address of the filter bank register Table 26-4.



# 27 Universal Serial Bus Full-speed Device Interface (USB FS Device)

#### 27.1 Introduction


Universal serial bus full-speed device interface (USB\_FS\_Device) module is a peripheral that conforms to the USB2.0 full-speed protocol. It contains the USB PHY of the physical layer and does not require an additional PHY chip. USB\_FS\_Device supports four transfer types defined in USB2.0 protocol: control transfer, bulk transfer, interrupt transfer and isochronous transfer.

#### **27.2** Main Features

- Comply with USB2.0 full-speed device specification
- Supports up to 8 configurable USB endpoints
- Each endpoint supports four transfer types in the USB2.0 protocol:
  - Control transfer
  - Bulk transfer
  - Interrupt transfer
  - Isochronous transfer
- Bulk endpoint/isochronous endpoint supports double buffering mechanism
- Cyclic redundancy check (CRC) generation/checking, non-return-to-zero inverted (NRZI) encoding/decoding and bit-stuffing
- Support USB suspend/resume operation
- Frame lock clock pulse generation

Figure 27-1 is a functional block diagram of a USB peripheral.

Figure 27-1 USB Device Block Diagram





27.3 Clock Configuration

The USB 2.0 protocol specification stipulates that the USB full-speed module uses a fixed 48MHz clock. In order to

provide an accurate 48MHz clock to USB\_FS\_Device, a two-stage clock configuration is required, as follows:

• In the first stage, the 48MHz working clock is obtained by accurate frequency division of PLLCLK, so when using USB FS Device, it is necessary to ensure that the PLLCLK clock is 48MHz, otherwise USB FS Device

cannot work normally;

In the second stage, enable the USB peripheral clock mounted on the APB1 bus, that is, the APB1 bus clock. Its

frequency does not have to be equal to 48MHz, but can be greater or less than 48MHz.

Note: The frequency of the APB1 bus clock must be greater than 8MHz, otherwise the data buffer may

overflow/underflow.

**27.4 Functional Description** 

Based on this module, data exchange can be realized between the microcontroller and the PC host through a USB

connection. The data transfer between the microcontroller and the PC host is based on a 512-byte dedicated SRAM, which is the Packet Buffer Memory in Figure 27-1. USB peripherals can directly access this SRAM. The actual usage

size of this dedicated SRAM is determined by the number of endpoints used and the endpoint packet buffer size of

each endpoint. Each endpoint has a buffer description table entry, which describes the buffer address, size and the

number of bytes that need to be transferred. For details, please refer to 27.4.2 Buffer Description Table. The SRAM

is mapped to the APB1 peripheral memory area, its address is from 0x4000 6000 to 0x4000 63FF, the total capacity

is 1KB, but only 512 bytes are used due to the bus width, and the buffer description table of each endpoint is also stored in this SRAM, so the maximum endpoint packet buffer that can be used by each endpoint is less than 512

bytes.

Note: USB and CAN share this SRAM, so USB and CAN cannot be used at the same time.

27.4.1 Access Packet Buffer Memory

As shown in Figure 27-1, the microcontroller communicates with the USB module through the APB1 bus, and the

microcontroller accesses the Packet Buffer Memory through the APB1 wrapper. When the microcontroller and the

USB module both access the Packet Buffer Memory, the Arbiter decides who can access, the arbitration logic is that half of the APB1 bus cycle is used for the microcontroller to access the Packet Buffer Memory, and the other half of

the cycle is used for the USB module to access the Packet Buffer Memory, in this way, the access conflicts caused

by the continuous access of the microcontroller to the Packet Buffer Memory can be avoided.

Note: APB1 bus and USB module access Packet Buffer Memory in different ways.

27.4.1.1 USB module access Packet Buffer Memory

The USB module accesses the Packet Buffer Memory in 16-bit mode, refer to Figure 27-2. When the USB module

accesses the Packet Buffer Memory, first find the location of the buffer description table in the Packet Buffer Memory

through the USB BUFTAB register. The value of the USB BUFTAB register indicates the starting address of the

buffer description table, which must be within the memory range of the Packet Buffer Memory and be 8-byte aligned.

Email: sales@nsing.com.sg



If only endpoint 0 and endpoint 1 are used, the buffer description table only needs 16 bytes. If only endpoint 0 and endpoint 7 are used, the buffer description table needs 64 bytes. Although endpoint 1 to endpoint 6 are not used, but The description table of endpoint 7 starts from 56 bytes, so it will occupy 64 bytes of space.

#### 27.4.1.2 User application access Packet Buffer Memory

The user application program on the microcontroller needs to access the Packet Buffer Memory from the APB1 bus according to 32-bit alignment and 16-bit read and write access, that is, the address of the operation data must be 32-bit aligned, and only 16-bit data can be read or written at a time, can't be 8-bit nor 32-bit. Figure 27-2 shows the way in which the user application program on the microcontroller and the USB module accesses the Packet Buffer Memory.




Figure 27-2 Accessing Packet Buffer Memory by the User Applications

### 27.4.2 Buffer Description Table

The buffer description table defines the buffer address, size and the number of bytes to be transmitted for the endpoint used in the communication process. Each endpoint corresponds to two endpoint data packet buffers, one for sending and one for receiving. These endpoint packet buffers can be stored anywhere in the entire Packet Buffer Memory, and the buffer description table is also located in the Packet Buffer Memory, whose starting address is determined by the USB\_BUFTAB register.

The buffer description table has a total of 8 entries, each entry corresponds to an endpoint register, each register has two directions of sending and receiving, and each direction requires two 16-bit word buffer description tables, so each table items consist of four 16-bit words, so the start address of the buffer description table must be 8-byte aligned. Endpoint packet buffers for unused endpoints or in the unused direction of a used endpoint may be used for other purposes. The relationship between the buffer description table and the endpoint packet buffer is shown in Figure 27-3 below.

Whether the endpoint is used for receiving or sending, the buffer description table starts with the first entry, which is



the very bottom of the buffer description table. The USB module cannot access/modify the data of other endpoint packet buffers other than the currently allocated endpoint packet buffer area, For example: when the endpoint 0 packet receive buffer receives a data larger than the current endpoint 0 packet receive buffer from the PC host, the endpoint 0 only receives data up to the endpoint 0 packet receive buffer size, other redundant data is discarded and a buffer overflow exception occurs.




Figure 27-3 The Relationship between The Buffer Description Table and The Endpoint Packet Buffer

# 27.4.3 Double-buffered Endpoints

#### 27.4.3.1 Double buffer endpoint function introduction

When a large amount of data needs to be transmitted between the PC host and the USB device, the use of bulk transmission allows the PC host to transmit data with maximum efficiency within one frame. However, when the transmission speed is too fast, the USB device will receive a new data packet when the USB device is processing the previous data transmission. In order to correctly complete the previous data transmission, the USB can only reply the NAK handshake signal to the PC host. Due to the retransmission mechanism of bulk transfer, the PC host will continue to retransmit the same data packet until the USB device can process the data packet and reply to the PC host with an ACK handshake signal, the PC host will stop retransmitting the data packet. Such retransmission will occupy a lot of bandwidth, thereby reducing the rate of bulk transfer. In order to solve this problem, a double buffering



mechanism is introduced to improve the efficiency of bulk transfer, and flow control is implemented.

When the unidirectional endpoint uses the double buffer mechanism, both the receive buffer and the transmit buffer on the endpoint will be used, one of the buffers is used by the USB module, and the other buffer is used by the microcontroller, use the data toggle bit in the endpoint register to select which buffer is currently used, and introduce two flags for this: DATTOG and SW\_BUF. DATTOG indicates the buffer currently being used by the USB module, and SW\_BUF indicates the buffer currently being used by the application on the microcontroller. The definitions of DATTOG and SW\_BUF are shown in Table 27-1 shown. A unidirectional endpoint using the double buffer mechanism only needs to use one USB\_EPn register.

 Buffer Flag
 Sending Endpoint
 Receiving Endpoint

 DATTOG\_TX
 DATTOG\_RX

 (Bit 6 of the USB\_EPn register)
 (Bit 14 of the USB\_EPn register)

 SW\_BUF
 Bit 14 of the USB\_EPn register
 Bit 6 of the USB\_EPn register

Table 27-1 DATTOG and SW\_BUF Definitions

As shown in Figure 27-3, when an endpoint uses the double buffer mechanism, all four buffer description table entries of the endpoint will be used. DATTOG and SW\_BUF are responsible for flow control. When a transfer is complete, the USB hardware toggles the DATTOG bit; when the application on the microcontroller has finished processing the data, the software toggles SW\_BUF bit. After the first transfer starts, in the subsequent transfer process, if the values of DATTOG and SW\_BUF are equal, a buffer access conflict occurs between the USB module and the application, the transfer is paused, and a NAK handshake packet is sent to the host; when the values of DATTOG and SW\_BUF are not equal, normal USB communication can be performed.

<b>Endpoint Type</b>	DATTOG	SW_BUF	Buffer Used By The USB Module	<b>Buffers Used By The Application</b>
	0	1	ADDRn_TX_0/CNTn_TX_0	ADDRn_TX_1/CNTn_TX_1
IN Endnaint	1	0	ADDRn_TX_1/CNTn_TX_1	ADDRn_TX_0/CNTn_TX_0
IN Endpoint	0	0	Endpoint is in NAK state	ADDRn_TX_0/CNTn_TX_0
	1	1	Endpoint is in NAK state	ADDRn_TX_1/CNTn_TX_1
	0	1	ADDRn_RX_0/CNTn_RX_0	ADDRn_RX_1/CNTn_RX_1
OUT Endnaint	1	0	ADDRn_RX_1/CNTn_RX_1	ADDRn_RX_0/CNTn_RX_0
OUT Endpoint	0	0	Endpoint is in NAK state	ADDRn_RX_0/CNTn_RX_0
	1	1	Endpoint is in NAK state	ADDRn_RX_1/CNTn_RX_1

Table 27-2 How To Use Double Buffering


Note: The double-buffered bulk endpoint will only set the endpoint to the NAK state when there is a buffer access conflict, and will not set the endpoint to the NAK state after each correct transmission is completed.

#### 27.4.3.2 Double-buffered endpoint usage

If you want to use double-buffered bulk endpoints, you can set them up as follows:

- Set USB EPn.EP TYPE = 00, define the endpoint as a bulk endpoint
- Set USB EPn.EP KIND = 1, define endpoint as double buffer endpoint

As shown in Figure 27-3, when double-buffered bulk endpoint 3 performs data transmission in the OUT direction, assuming DATTOG = 1 and SW\_BUF = 0, it means that the application can process the data in buffer0 corresponding





to ADDR3\_RX\_0/CNT3\_RX\_0, after receiving the data from the USB bus, the USB module fills the data into the buffer1 corresponding to ADDR3\_RX\_1/CNT3\_RX\_1. When a transaction transfer on the USB bus is completed, the hardware will toggle DATTOG = 0. If the application has not finished processing the data in buffer0 corresponding to ADDR3\_RX\_0/CNT3\_RX\_0, the software will not toggle SW\_BUF (SW\_BUF = 0). If there is another OUT data packet transmission on the USB bus at this time, the USB device will automatically reply the NAK handshake signal to indicate flow control until the application finishes processing the data in buffer0 corresponding to ADDR3\_RX\_0/CNT3\_RX\_0, and the software toggle SW\_BUF = 1. In this case, the DATTOG and SW\_BUF values are different. If there is another OUT data packet transmission on the USB bus, the USB device can receive data normally, and fill the received data into buffer0 corresponding to ADDR3\_RX\_0/CNT3\_RX\_0, and the application can process the buffer1 corresponding to ADDR3\_RX\_1/CNT3\_RX\_1. As shown in Figure 27-4 below.






Figure 27-4 Double Buffered Bulk Endpoint Example

### 27.4.4 USB Transfer

### 27.4.4.1 Overview of USB transfers

A USB transfer consists of multiple transactions, and a transaction consists of multiple packets.

A packet is the basic unit of USB transmission. All data must be packaged before being transmitted on the USB bus. The process of one time receiving or transmitting data on the USB is called a transaction, and there are three types of transactions: Setup transaction, Data IN transaction, and Data OUT transaction.



#### 27.4.4.2 IN transaction

When the host wants to read the data of the USB device, the host sends a PID IN token packet to the USB device. After the USB device receives the IN token packet correctly, if the address matches a configured endpoint address, the USB module will access the corresponding USB\_ADDRn\_TX and USB\_CNTn\_TX registers according to the buffer description table entry of the endpoint, and store the values in these two registers to the internal 16-bit ADDR register and CNT register that cannot be accessed by the application. The ADDR register is used as a pointer to the endpoint's corresponding endpoint packet send buffer, and the CNT register is used to record the number of remaining untransferred bytes. The USB bus uses the low byte first method to read data from the endpoint data packet sending buffer. The data starts to read data from the endpoint data packet sending buffer pointed to by USB\_ADDRn\_TX, and the length is USB\_CNTn\_TX/2 words. If the data packet sent is an odd number of bytes, only the lower 8 bits of the last word are used.

After the USB device receives the PID IN token packet sent by the host, the USB processing flow for the IN transaction is as follows:

- If the device address information and endpoint information in this IN token packet are valid, and the status of the endpoint specified in the token packet is VALID, the USB device sends a PID DATA0 or DATA1 packet according to the USB\_EPn.DATTOG\_TX bit, send the prepared data to the host, when the last data byte is sent, the calculated data CRC will also be sent to the host. After the USB device receives the PID ACK handshake packet returned by the host. The hardware toggles the USB\_EPn.DATTOG\_TX bit, the hardware sets the endpoint's sending state to NAK state (USB\_EPn.STS\_TX = 10), and the hardware sets USB\_EPn.CTRS\_TX bit to generate a correct sending interrupt. The software responds to the CTRS\_TX interrupt, identifies which endpoint the communication is on by checking the USB\_STS.EP\_ID bit, identifies the communication direction through USB\_STS.DIR, clears the interrupt flag, and prepares the next data to be sent, and then the software sets the endpoint sending status to VALID status (USB\_EPn.STS\_TX = 11).
- If the endpoint specified in this IN token packet is invalid, the USB device does not send data packets, but sends PID NAK or STALL handshake packets according to USB EPn.STS TX.

#### 27.4.4.3 OUT and SETUP transaction

When the host wants to transmit data or commands to the USB device, the host will send the PID OUT or SETUP token packet to the USB device. After the USB device receives the OUT or SETUP token correctly, if the address matches a configured endpoint address, the USB module will access the corresponding USB\_ADDRn\_RX and USB\_CNTn\_RX registers according to the buffer description table entry of the endpoint. Store the value of the USB\_ADDRn\_RX register into the internal ADDR register, and reset the internal CNT register at the same time. The ADDR register is used as a pointer to the endpoint data packet receiving buffer corresponding to the endpoint, and the CNT register is used to record the number of received data bytes, and initialize the internal 16-bit BUF\_COUNT register that cannot be accessed by the application program with the BL\_SIZE and NUM\_BLK values in the USB\_CNTn\_RX register, which is used for buffer overflow detection. When the USB module receives data from the USB bus, the USB module organizes the received data in words (the first received is the low byte), and store it in the endpoint data packet receiving buffer pointed to by ADDR, at the same time, the CNT value is automatically incremented, and the BUF\_COUNT value is automatically decremented.

After the USB device receives the PID OUT or SETUP token packet sent by the host, the USB processing flow for OUT or SETUP is as follows:



- If the device address information and endpoint information in the OUT or SETUP token packet are valid, and the status of the endpoint specified in the token packet is VALID, USB device moves data from the hardware buffer that cannot be accessed by the application to the endpoint data packet receiving buffer that can be accessed by the application. Then the USB device checks the received CRC. If the CRC is correct, the USB device replies to the host with a PID ACK handshake packet; If there is an error in the CRC or other error types (bit stuffing, frame error, etc.), the USB device will not reply to the host with an ACK handshake packet, and USB STS.ERROR is set, at this time, the application does not need to do any processing, the USB device will automatically recover to be ready to receive the next transfer. If the received data size exceeds the data packet buffer size of the receiving endpoint, the USB device will stop receiving data, and the hardware will reply to the STALL handshake packet and set the buffer overflow error, but no interrupt will be generated. After the USB device replies the PID ACK handshake packet to the host, the USB device toggles the USB EPn.DATTOG RX bit by the hardware, the hardware sets the endpoint receiving state to NAK state (USB EPn.STS RX = 10), and the hardware sets USB EPn.CTRS RX to generate a correct receive interrupt. The software responds to the CTRS RX interrupt, identifies the communication on which endpoint by checking the USB STS.EP ID bit, identifies the communication direction through USB STS.DIR, clears the interrupt flag, processes the data received from the host, and after processing the received data, the software then sets the receiving state of the endpoint to the VALID state (USB EPn.STS RX = 11) to enable the next transmission.
- If the endpoint specified in this OUT or SETUP token packet is invalid, the USB device sends a PID NAK or STALL handshake packet according to USB\_EPn.STS\_RX.

Note:

(1) When the USB device receives data from the host, if the size of the received data exceeds the size of the data packet buffer of the receiving endpoint, the hardware will automatically stop writing, that is, the data in the data packet buffer of other endpoints will never be overwritten.

#### 27.4.4.4 Control transfer

Control transfer consists of 3 stages, 1 Setup stage + 0/multiple Data stages in the same direction + 1 Status stage. SETUP transaction can only be completed by the control endpoint, and the process of SETUP transaction and OUT transaction is similar. When a Setup transaction is completed correctly, the hardware generates a USB\_EPn.CTRS\_RX interrupt. In the interrupt, the software first changes the Tx and Rx direction states of the USB device endpoint to NAK, and then checks the USB\_EPn.SETUP bit to determine whether it is a SETUP transaction or an OUT transaction. And according to the corresponding fields in the SETUP token packet, it is judged whether there is a data stage in the future, and if there is a data stage, whether the data stage is IN transmission or OUT transmission. As shown in Figure 27-5, take control write transfer as an example. Before enabling subsequent data stages, determine whether the Data stage is the last Data stage:

• If it is not the last Data stage, that is, it is not the last data packet, before enabling the reception of OUT transactions, set the unused direction Tx status to STALL to prevent the host from prematurely ending the Data stage and entering the Status stage, the USB device can return a PID STALL handshake packet, and the Rx state of the direction to be used is set to VALID. When the first OUT transaction is completed correctly, the hardware generates the USB\_EPn.CTRS\_RX interrupt, and changes the Rx direction state of the USB device endpoint to NAK, the Tx direction state remains unchanged, the software judges whether the next OUT transaction to be enabled is the last Data stage in the interrupt. If it is not the last Data stage, before enabling the receiving OUT transaction, the software then sets the Rx direction status of the USB device endpoint to VALID, and the Tx



direction status remains unchanged;

If it is the last Data stage, before enabling the reception of the last OUT transaction, the software sets the Tx direction status that was not used in the previous Data stage to NAK, so that even if the host starts the Status stage immediately after the last Data stage, the USB device can still remain in the state of waiting for the end of the control transfer, and the Rx direction state is set to VALID, ready to receive the last packet of data;

After the last OUT transaction is completed correctly, the hardware generates the USB EPn.CTRS RX interrupt, and sets the Rx direction state of the USB device endpoint to NAK, and the TX direction state remains unchanged. When the software prepares the 0-length data packet that needs to be sent in the Status stage in the interrupt, the software changes the Tx direction status of the USB device endpoint to VALID.

Control read transfers are similar to control write transfers with the following differences:

- To control read transfer, after the last IN transaction in the Data stage is completed correctly, before enabling the Status stage in the OUT direction, in addition to setting the Rx direction status of the USB device endpoint to VALID, you also need to set STATUS OUT (USB EPn.EP KIND) to 1, indicates that the next stage will be the Status stage in the OUT direction, and the subsequent OUT transaction must be a 0-length data packet, otherwise an error will be generated.
- After the Status stage is over, the software clears the STATUS OUT (USB EPn.EP KIND) bit, the Rx direction status of the USB device endpoint is set to VALID, ready to receive a new command request, and the Tx direction status is set to NAK, indicating that before the next SETUP packet transmission is completed, the request for data transfer is not accepted.

Notes:

- (1) Bidirectional endpoint 0 is used as the default control endpoint to handle control transfers.
- (2) As defined in the USB2.0 specification, after the USB device receives the PID SETUP token packet, it cannot reply with the PID NAK or STALL handshake packet, but only with the PID ACK handshake packet. If the transmission of the SETUP packet fails, the next SETUP packet will be raised. If the Rx state of endpoint 0 is set to STALL or NAK, the USB module can still receive the SETUP token packet.
- (3) When USB EP0.CTRS RX = 1, the USB module receives the SETUP token packet again, the USB module will discard the SETUP token packet, and will not reply any handshake packet to the host, forcing the host to send the SETUP token packet again.

Email: sales@nsing.com.sg






Figure 27-5 Control Transfer

#### 27.4.4.5 Isochronous transfer

Transmissions that require a fixed and precise data rate are defined as isochronous transfer. If an endpoint is defined as a isochronous endpoint during enumeration, the USB host will allocate the required bandwidth for the endpoint in



each frame of transmission, but in order to save bandwidth, isochronous transfer does not have a retransmission mechanism, that is, there is no handshake stage, there is no handshake packet after the data packet, so there is no need to use the data toggle mechanism, and the isochronous transfer only transmits the PID DATA0 data packet.

The isochronous endpoint uses a double buffer mechanism to reduce the processing pressure of the application. The buffer used by the USB module is identified by the DATTOG bit. In the same register, the USB\_EPn.DATTOG\_RX bit identifies the receiving isochronous endpoint, and the USB\_EPn.DATTOG\_TX bit identifies the sending isochronous endpoint. Compared with the bulk double buffering mechanism, the isochronous double buffering mechanism has no SW\_BUF, because the buffer that the application can access is the one not indicated by DATTOG, so to achieve bidirectional isochronous transmission, two USB\_EPn registers need to be used. The use of double-buffered isochronous endpoints is shown in Table 27-3.

**Endpoint Type DATTOG Buffer Used By The USB Module Buffers Used By The Application** ADDRn TX 0/CNTn TX 0 ADDRn TX 1/CNTn TX 1 0 IN Endpoint 1 ADDRn TX 1/CNTn TX 1 ADDRn TX 0/CNTn TX 0 0 ADDRn RX 0/CNTn RX 0 ADDRn RX 1/CNTn RX 1 **OUT Endpoint** ADDRn RX 1/CNTn RX 1 ADDRn RX 0/CNTn RX 0

Table 27-3 How to Use Isochronous Double Buffering

The application initializes the DATTOG bits based on the buffer to be used the first time. Each time the transfer is completed, USB\_EPn.CTRS\_RX or USB\_EPn.CTRS\_TX is set according to the direction in which the transmission is enabled, and a corresponding interrupt is generated. If a CRC error or buffer overflow error occurs, the USB\_EPn.CTRS\_RX or USB\_EPn.CTRS\_TX interrupt event can still be triggered, but if it is a CRC error, the hardware will set the USB\_STS.ERROR bit, indicating that the data may be corrupted. At the same time, the hardware toggles the DATTOG bit, but the USB\_EPn.STS\_RX or USB\_EPn.STS\_TX bits are not affected.

Isochronous endpoint definition: set USB\_EPn.EP\_TYPE = 10. Since the isochronous endpoint has no handshake mechanism, the status of the isochronous endpoint can only be set to VALID or DISABLED, and it is illegal to set it to STALL or NAK.

Note: Compared with bulk double buffering, since isochronous double buffering has no handshake mechanism, isochronous double buffering has no flow control mechanism.

### 27.4.5 USB Events and Interrupts

Every USB behavior is initiated by the application and driven by USB interrupts or events. After a system reset, the application needs to wait for a series of USB interrupts and events.

### **27.4.5.1** Reset events

#### 27.4.5.1.1 System reset and power-on reset

After a system reset or power-on reset occurs, the software first needs to enable the clock signal of the USB module, then clear the reset signal to access the registers of the USB module, and finally open the analog part connected to the USB transceiver. The software operation process is as follows:

- Enable the clock signal of the USB module
- Clear the USB\_CTRL.PD bit



- Wait for the internal reference voltage to stabilize, because it takes a start-up time to turn on the internal voltage, during which the USB transceiver is in an indeterminate state
- Clear the USB\_CTRL.FRST bit
- Clear the USB\_STS register, remove pending interrupts, and enable other units

Note: Every time the USB module is enabled after system reset or power-on reset, the pull-up resistor on the DP signal line needs to be configured. This control bit is located in bit25 of the base address 0x4000 1824 register. Set bit25 to 1 to enable the pull-up resistor on the DP signal line, otherwise disable the pull-up resistor. Modification of other bits of this register is not allowed.

#### 27.4.5.1.2 USB reset (reset interrupt)

When a USB reset occurs, the state of the USB module is the same as after a system reset: all endpoints are disabled for communication. The software needs to do the following:

- After the reset interrupt is generated, the software must enable the transmission of endpoint 0 within 10ms
- Set the USB\_ADDR.EFUC bit
- Initialize the USB EP0 register and its associated endpoint packet buffer

### 27.4.5.2 Suspend and resume events

### **27.4.5.2.1** Suspend events

When full-speed USB is communicating normally, the host will send a token packet with a PID of SOF every millisecond. If the USB module detects that 3 consecutive SOF packets are lost, that is, the USB bus is in an idle state within 3ms, the hardware sets the USB\_STS.SUSPD bit, triggers a suspend interrupt, and the USB device enters the suspend state. The USB2.0 standard stipulates that in the suspend state, the average current consumption on the USB bus does not exceed 2.5mA, but self-powered devices do not need to strictly abide by this regulation.

Note: After the USB device enters the suspend state, it must still have the function of detecting the RESET signal.

#### **27.4.5.2.2** Resume events

After the USB device enters the suspend state, to resume normal USB communication, the USB host can initiate a resume sequence or a reset sequence, or the USB device itself can trigger the resume sequence, but the resume sequence can only be ended by the USB host. If the reset sequence initiated by the USB host resumes the USB device, according to the regulations in the USB2.0 standard, it must be ensured that the resume process does not exceed 10ms.

Table 27-4 lists the USB\_FN.RXDP\_STS bit and the USB\_FN.RXDM\_STS bit to identify what triggers the resume event and the corresponding software action.

 [USB\_FN.RXDP\_STS,
 Wake-Up Event
 Software Operation

 USB\_FN.RXDM\_STS]
 Root reset
 None

 00
 Root reset
 None

 01
 Root resume
 None

 10
 None (noise on bus)
 Go back in Suspend mode

 11
 Not allowed (noise on bus)
 Go back in Suspend mode

**Table 27-4 Resume Event Detection** 



Note: The USB\_CTRL.RESUM bit can only be set when USB\_CTRL.FSUSPD = 1, i.e. the USB module is in suspend state.

### **27.4.5.3 USB interrupt**

The USB controller has 3 interrupt lines, which are as follows:

- USB low priority interrupt (channel 21): can be triggered by all USB events;
- USB high-priority interrupt (channel 20): can only be triggered by correct transfer events for isochronous and double-buffered bulk transfers;
- USB resume interrupt (channel 42): triggered by a resume event from USB suspend mode.

### 27.4.6 Endpoint initialization

- Initialize the USB\_ADDRn\_TX or USB\_ADDRn\_RX register, configure the endpoint Tx or Rx packet buffer start address;
- 2. According to the actual usage scenario of the endpoint, configure the USB\_EPn.EP\_TYPE bit and the USB EPn.EP KIND bit to set the endpoint type and buffer type;
- 3. Perform different operations based on the endpoint direction:
  - If it is a sending endpoint
  - Set the USB EPn.STS TX bit to enable the sending function of the endpoint
  - Configure the USB CNTn TX.CNTn TX bit, set the endpoint data packet send buffer size
  - If it is a receiving endpoint
  - Set the USB EPn.STS RX bit to enable the receiving function of the endpoint
  - Configure the USB\_CNTn\_RX.BL\_SIZE bit and the USB\_CNTn\_RX.NUM\_BLK bit to set the endpoint packet receive buffer size

# 27.5 USB Registers

The peripheral registers can be accessed by half-words (16-bit) or words (32-bit).

USB base address: 0x4000 5C00

### 27.5.1 USB Register Overview

**Table 27-5 USB Register Overview** 

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	~	7	9	5	4	3	2	1	0
000h	USB_EP0		_	_			_	_	Rese	rved		_	_			_		CTRS_RX	DATTOG_RX	To nection	515_KX[1:0]	SETUP	FO. FIZERYTE GE	_11re[1	EP_KIND	CTRS_TX	DATTOG_TX		13_1A[1	El	PADE	PR[3:0	)]
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0




Offset	Register	31 31 30 30 30 30 30 30 30 30 30 30 30 30 30	15	14	13	12	11	10	6	∞	7	9	د 4		2	- 0
004h	USB_EP1	Reserved	CTRS_RX	DATTOG_RX	CTS PYII-0]	forther are	SETUP	EP TYPE[1:0]		EP_KIND	CTRS_TX	DATTOG_TX	STS_TX[1:0]		EPADD	R[3:0]
	Reset Value		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 0
008h	USB_EP2	Reserved	CTRS_RX	DATTOG_RX	CTS PXF1-01	for learning	SETUP	EP TYPE[1:0]		EP_KIND	CTRS_TX	DATTOG_TX	STS_TX[1:0]		EPADD	R[3:0]
	Reset Value		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 0
00Ch	USB_EP3	Reserved	CTRS_RX	DATTOG_RX	CTC PVII-01	forther cro	SETUP	EP TYPE[1:0]		EP_KIND	CTRS_TX	DATTOG_TX	STS_TX[1:0]		EPADD	R[3:0]
	Reset Value		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 0
010h	USB_EP4	Reserved	CTRS_RX	DATTOG_RX	CTC PYILO	for by are	SETUP	[0:1]3LL		EP_KIND	CTRS_TX	DATTOG_TX	[0:1]XT_STS		EPADD	R[3:0]
	Reset Value		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 0
014h	USB_EP5	Reserved	CTRS_RX	DATTOG_RX	OTS BYILD	fordware re-	SETUP	EP TYPEII:0]		EP_KIND	$CTRS_TX$	DATTOG_TX	STS_TX[1:0]		EPADD	R[3:0]
	Reset Value		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 0
018h	USB_EP6	Reserved	CTRS_RX	DATTOG_RX	CTC PYII.01	[0:1]*XY_C10	SETUP	EP TYPE[1:0]		EP_KIND	CTRS_TX	DATTOG_TX	STS_TX[1:0]		EPADD	R[3:0]
	Reset Value		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 0
01Ch	USB_EP7	Reserved	CTRS_RX	DATTOG_RX	10-11X B STS	forthwaters	SETUP	EP TYPEI1:01		EP_KIND	CTRS_TX	DATTOG_TX	[0:1]XL_STS		EPADD	R[3:0]
	Reset Value		0	0	0	0	0	0	0	0	0	0	0 0	0	0	0 0
040h	USB_CTRL	Reserved	CTRSM	PMAOM	ERRORM	WKUPM	SUSPDM	RSTM	SOFM	ESOFM		Reserved	RESUM	Udsiisa	LP_MODE	PD FRST
	Reset Value		0	0	0	0	0	0	0	0		R	0	0	0	1 1
044h	USB_STS	Reserved	CTRS	PMAO	ERROR	WKUP	SUSPD	RST		ESOF		Reserved	n and	-	EP_ID	
	Reset Value		0	0	0	0	0	0	0	0		Н	0	0	0	0 0
048h	USB_FN	Reserved	RXDP_STS	RXDM_STS	LOCK	LSTSOF	[1:0]					FN	N[10:0]			
	Reset Value		0	0	0	0	0	X	X	X	X	X	X X	X	X	X X
04Ch	USB_ADDR	Reserved					Reserved						Α	DDR	[6:0]	
	Reset Value		0 0 0 0 0						0 0							
050h	USB_BUFTAB	Reserved			ı ı			BUFT	AB[1:	5:3]	ı					Reserved
	Reset Value		0	0	0	0	0	0	0	0	0	0	0 0	0		4

# 27.5.2 USB Endpoint N Register (USB\_EPn), n=[0..7]

Address offset: 0x00 to 0X1C



Reset value: 0x0000 0000



Bit Field	Name	Description
31: 16	Reserved	Reserved, the reset value must be maintained.
15	CTRS_RX	Correct receive flag
		This bit is set by hardware when an OUT or SETUP transaction on this endpoint
		completes successfully. If USB_CTRL.CTRSM = 1, the corresponding interrupt will
		be generated.
		Note:
		1. Software can read and write this bit, but only writing 0 is valid, and writing 1 is invalid.
14	DATTOG_RX	Receive data PID toggle bit
		If the endpoint is not isochronous, this bit represents the toggle data bit $(0 = DATA0, 1 = DATA1)$ .
		Double-buffered endpoint, this bit is used to implement the flow control mechanism
		for double-buffered endpoints.
		Isochronous endpoint, this bit is used for double buffer exchange.
		Note:
		1. Software can read and write this bit, but writing 0 is invalid, and writing 1 toggles this bit.
		2. Control endpoint, the hardware clears this bit after the USB module correctly
		receives the PID SETUP token packet.
		3. In isochronous transfer, hardware toggles this bit just after the end of data
		packet reception.
13: 12	STS_RX[1:0]	Receive status
		This bit indicates the current state of the endpoint, Table 27-6 lists the available states
		of the endpoint. Hardware sets this bit to the NAK state when a correct OUT or
		SETUP transaction completes.
		Note:
		1. Software can read and write this bit, but writing 0 is invalid, and writing 1
		toggles this bit.
		2. Double-buffered bulk endpoint, which controls the transmission status according
		to the buffer status used, refer to section 27.4.3.
		3. Isochronous endpoint, the hardware will not change the state of the endpoint
		after the transaction is successfully completed
11	SETUP	SETUP transfer completion flag
		This bit is set by hardware when the USB module correctly receives the PID SETUP



Bit Field	Name	Description							
		token packet.							
		Note:							
		1. Software	e can only read this bit,	not write this bit.					
		2. This bit	USB_EPn.SETUP is on	ly valid for control endpoints.					
10: 9	EP_TYPE[1:0]	Endpoint type							
			EP_TYPE[1:0]	Description					
			00	BULK: bulk endpoint					
			01	CONTROL: control endpoint					
			10	ISO: isochronous endpoint					
			11	INTERRUPT: interrupt endpoint					
8	EP_KIND	Endpoint spe	cial type	·					
		I	EP_TYPE[1:0]	EP_KIND meaning					
		00	BULK	DBL_BUF: double buffered endpoint					
		01	CONTROL	STATUS_OUT					
		10	ISO	Undefined					
		11	INTERRUPT	Undefined					
7 CTRS_TX Correct send flag									
		This bit is set	This bit is set by hardware when an IN transaction on this endpoint completes						
		successfully. If USB_CTRL.CTRSM = 1, the corresponding interrupt will							
		generated.							
		Note:							
		$I$ , Software can read and write this bit, but only writing $\theta$ is valid, and writing $I$ is							
		invalid.							
6	DATTOG_TX	Send data PID toggle bit							
		If the endpoint is not isochronous, this bit represents the toggle data bit $(0 = DATA0,$							
		1 = DATA1).							
		Double-buffered endpoint, this bit is used to implement the flow control mechanism							
		for double-buffered endpoints.							
		Isochronous endpoint, this bit is used for double buffer exchange.							
		Note:							
		1. Software can read and write this bit, but writing 0 is invalid, and writing 1							
		toggles this bit.							
		2. Control endpoint, the hardware will set this bit after the USB module correctly							
			the PID SETUP token p						
		3. In isochronous transfer, hardware toggles this bit just after the end of data packet transmission.							
5: 4	STS_TX[1:0]	Send status	-						
		This bit indic	the endpoint, Table 27-7 lists the available states						
		of the endpoint. When a correct IN transaction completes, the hardware sets this bit to							
		Note:							



Bit Field	Name	Description
		1. Software can read and write this bit, but writing 0 is invalid, and writing 1 toggles this bit.
		<ol> <li>Double-buffered bulk endpoint, which controls the transmission status according to the buffer status used, refer to section 27.4.3.</li> <li>Isochronous endpoint, the hardware will not change the state of the endpoint after the transaction is successfully completed.</li> </ol>
3: 0	EPADDR[3:0]	Endpoint address  This bit indicates the destination endpoint of the communication and must be written before enabling the corresponding endpoint.

#### Note:

(1) When the USB module receives the USB bus reset signal, or USB\_CTRL.FRST = 1, the USB module will be reset. Except for the CTRS\_RX and CTRS\_TX bits that remain unchanged to process the following USB transfer, all other bits are reset.

**Table 27-6 Receive Status Code** 

STS_RX[1:0]	Description
00	DISABLED: ignore all receive requests for this endpoint
01	STALL: the status of the handshake packet is STALL
10	NAK: the status of the handshake packet is NAK
11	VALID: endpoints can be used to receive


Table 27-7 Send Status Code

STS_TX[1:0]	Description
00	DISABLED: ignore all send requests for this endpoint
01	STALL: the status of the handshake packet is STALL
10	NAK: the status of the handshake packet is NAK
11	VALID: endpoints can be used to send

# 27.5.3 USB Control Register (USB\_CTRL)

Address offset: 0x40

Reset value: 0x0000 0003



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description
15	CTRSM	Correct transfer interrupt enable
		0: Disable correct transfer interrupt
		1: Enable correct transfer interrupt, when USB_STS.CTRS = 1, an interrupt is
		generated.
14	PMAOM	Packet buffer overflow/underflow interrupt enable
		0: Disable packet buffer overflow/underflow interrupt
		1: Enable packet buffer overflow/underflow interrupt, when USB_STS.PMAO = 1, an
		interrupt is generated.
13	ERRORM	Error interrupt enable
		0: Disable error interrupt
		1: Enable error interrupt, when USB_STS.ERROR = 1, an interrupt will be generated.
12	WKUPM	Wake-up interrupt enable
		0: Disable wake-up interrupt
		1: Enable wake-up interrupt, when USB_STS.WKUP = 1, an interrupt will be
		generated.
11	SUSPDM	Suspend mode interrupt enable
		0: Disable suspend mode interrupt
		1: Enable suspend mode interrupt, when USB_STS.SUSPD = 1, an interrupt will be
		generated.
10	RSTM	USB reset interrupt enable
		0: Disable USB reset interrupt
		1: Enable USB reset interrupt, when USB_STS.RST = 1, an interrupt will be
		generated.
9	SOFM	Start of frame interrupt enable
		0: Disable start of frame interrupt
		1: Enable start of frame interrupt, when USB_STS.SOF = 1, an interrupt will be
		generated.
8	ESOFM	Expected start of frame interrupt enable
		0: Disable the expected start of frame interrupt
		1: Enable the expected start of frame interrupt, when USB_STS.ESOF = 1, generate
		an interrupt.
7: 5	Reserved	Reserved, the reset value must be maintained.
4	RESUM	Resume request
		0: No resume request
		1: Send a resume request to the PC host
		Note:
		1. If USB_CTRL.RESUM = 1 remains active for 1ms to 15ms, the PC host will
		implement a resume operation for the USB module.
3	FSUSPD	Force suspend
		Software must set this bit when the USB_STS.SUSPD interrupt is triggered.
		0: Suspend mode not entered
		1: Enter suspend mode, but the clock and static power consumption of the USB analog




Bit Field	Name	Description
		transceiver are still present
		Note:
		1. To enter the low power consumption mode (bus powered device), the software must
		first set USB_CTRL.FSUSPD, and then set USB_CTRL.LP_MODE.
2	LP_MODE	Low power mode
		0: No effect
		1: Enter low power mode in suspend mode. Activity on the USB bus (wake event)
		resets this bit (software can also reset this bit)
		Note:
		1. In low power mode, only the external pull-up resistor is used for power supply,
		and the system clock will also be stopped or reduced to a certain frequency to
		reduce power consumption.
1	PD	Power-down mode
		0: Exit power-down mode
		1: Enter power-down mode
		Note:
		1. When USB_CTRL.PD = 1, the USB module is completely shut down,
		disconnected from the host, and the USB module will not work.
0	FRST	Force USB reset
		0: No effect
		1: Reset the USB module, if USB_CTRL.RSTM = 1, a reset interrupt will be
		generated
		Note:
		1. When USB_CTRL.FRST = 1, the USB module will remain in reset state until
		software clears this bit.

# 27.5.4 USB Interrupt Status Register (USB\_STS)

Address offset: 0x44

Reset value: 0x0000 0000



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15	CTRS	Correct transmission interrupt flag
		Set by hardware when the endpoint has completed a data transfer correctly.
		Note: Software can only read this bit, not write this bit.



Bit Field	Name	Description
14	PMAO	Packet buffer overflow/underflow interrupt flag
		This bit is set by hardware when the packet buffer cannot hold all the transmitted
		data.
		Notes:
		(1) Software can read and write this bit, but only writing 0 is valid, and writing 1 is
		invalid.
		(2) This interrupt will not be generated during isochronous transfer.
13	ERROR	Error interrupt flag
		Hardware sets this bit when the following errors occur:
		No response, the host response timed out
		2) CRC error, CRC check error in data or token packet
		3) Bit stuffing error, bit stuffing error detected in PID, data or CRC
		4) Frame format error, non-standard frame received
		Note: Software can read and write this bit, but only writing 0 is valid, writing 1 is
		invalid.
12	WKUP	Wake-up interrupt flag
		In the suspend state, when the wake-up signal is detected, the hardware sets this bit,
		and the hardware resets the USB_CTRL.LP_MODE bit at the same time.
		Note: Software can read and write this bit, but only writing 0 is valid, writing 1 is
		invalid.
11	SUSPD	Suspend mode interrupt flag
11	Sesib	This bit is set by hardware when there is no activity on the USB bus for more than
		3ms, indicating a suspend request.
		Notes:
		(1) Software can read and write this bit, but only writing 0 is valid, and writing 1 is
		invalid.
		(2) In suspend mode, the USB hardware will not detect the suspend signal until the
		wake-up is over.
		(3) After the USB is reset, the hardware will immediately enable the detection of the
		suspend signal.
10	RST	
10	KSI	USB reset interrupt flag  This bit is set by hardware when a USB reset signal is detected.
		Note:
		1. Software can read and write this bit, but only writing 0 is valid, and writing 1 is invalid.
		2. When the USB reset interrupt is generated, the address and endpoint registers of
		the device will be reset, but the configuration registers will not be reset unless
		cleared by software.
9	SOF	Start of frame interrupt flag
		This bit is set by hardware when a PID SOF token packet is detected on the USB bus.
		Note:
		1. Software can read and write this bit, but only writing 0 is valid, and writing 1 is




Bit Field	Name	Description
		invalid.
8	ESOF	Expected start of frame interrupt flag
		This bit is set by hardware when the USB module does not receive the expected PID
		SOF token packet.
		Note:
		1. Software can read and write this bit, but only writing 0 is valid, and writing 1 is
		invalid.
		2. When the USB module does not receive the PID SOF token packet for 3ms in a
		row, that is, 3 ESOF interrupts occur in a row, and a SUSPD interrupt will be
		generated.
7: 5	Reserved	Reserved, the reset value must be maintained.
4	DIR	Transmission direction
		0: IN packet transfer is completed, and USB_EPn.CTRS_TX is set by hardware
		1: OUT packet transfer is complete, and USB_EPn.CTRS_RX is set by hardware
		Note:
		1. Software can only read this bit, not write this bit.
		2. When USB_EPn.CTRS_TX and USB_EPn.CTRS_RX are set at the same time, it
		indicates that there are OUT group and IN group at the same time.
3: 0	EP_ID[3:0]	Endpoint number
		After the USB module completes the data transmission and generates an interrupt, it
		is written by the hardware according to the endpoint number of the interrupt request.
		Note:
		1. Software can only read this bit, not write this bit.
		2. When multiple endpoint requests are interrupted at the same time, the hardware
		writes the endpoint number with the highest priority. Isochronous endpoints and
		double-buffered bulk endpoints have high priority, other endpoints have low
		priority (the lower the endpoint number, the higher the priority).

# 27.5.5 USB Frame Number Register (USB\_FN)

Address offset: 0x48

Reset value: 0x0000 0XXX, X stands for undefined value



Bit Field	Name	Description	
31:16	Reserved	Reserved, the reset value must be maintained.	
15	RXDP_STS	D+ status	




Bit Field	Name	Description	
		Represents the state of the USB D+ line, and can detect the occurrence of a resume	
		condition in the suspend state.	
14	RXDM_STS	D- status	
		Represents the state of the USB D- line, and can detect the occurrence of a resume	
		condition in the suspend state.	
13	LOCK	Lock USB	
		This bit is set by hardware if at least 2 PID SOF token packets are detected	
		continuously after the end of an USB reset condition or after the end of an USB	
		resume sequence.	
		Note:	
		1. When USB_FN.LOCK = 1, the frame counter will stop counting before the USB	
		module is reset or the USB bus is suspended.	
12:11	LSTSOF[1:0]	Lost SOF flag	
		The hardware increments this bit every time the USB_STS.ESOF event occurs, and	
		once the PID SOF token packet is received, the hardware clears this bit.	
10:0	FNUM[10:0]	Number of frames	
		Hardware increments this bit every time the USB module receives a PID SOF token	
		packet.	

# 27.5.6 USB Device Address Register (USB\_ADDR)

Address offset: 0x4C

Reset value: 0x0000 0000




Bit Field	Name	Description	
31:8	Reserved	Reserved, the reset value must be maintained.	
7	EFUC	USB module enable	
		0: The USB module stops working and does not respond to any USB communication	
		1: Enable USB module	
6: 0	ADDR[6:0]	USB device address	
		This bit holds the address value assigned to the USB device by the USB host during	
		enumeration. After a USB bus reset, this bit is reset to 0x00.	

# 27.5.7 USB Packet Buffer Description Table Address Register (USB\_BUFTAB)

Address offset: 0x50



Reset value: 0x0000 0000



Bit Field	Name	Description	
31:16	Reserved	Reserved, the reset value must be maintained.	
15:3	BUFTAB[12:0]	Buffer table	
		This bit holds the starting address of the buffer description table. The buffer	
		description table is used to indicate the address and size of the endpoint packet buffer	
		of each endpoint, aligned by 8 bytes (the lowest 3 bits are 000).	
2:0	Reserved	Reserved, the reset value must be maintained.	


# 27.6 Buffer Description Table

The buffer description table is located in the packet buffer memory and is used to configure the address and size of the endpoint packet buffer shared by the USB module and the microcontroller core. Since the APB1 bus is addressed by 32 bits, the data packet buffer memory addresses use 32-bit aligned addresses, not the addresses used by the USB BUFTAB register and the buffer description table.

## 27.6.1 Send Buffer Address Register N (USB ADDRn TX)

Address offset: [USB BUFTAB] + n×16

USB local address: [USB BUFTAB] + n×8



Bit Field	Name	Description	
15: 1	ADDRn_TX[14:0]	Send buffer address	
		The starting address of the endpoint packet buffer of the endpoint that needs to send	
		data when the next PID IN token packet is received	
0	-	Since packet buffer memory addresses are word (32-bit) aligned, this bit must be 0	

# 27.6.2 Send Data Byte Number Register N (USB\_CNTn\_TX)

Address offset: [USB BUFTAB] +  $n \times 16 + 4$ 


USB local address: [USB\_BUFTAB] +  $n \times 8 + 2$ 





Bit Field	Name	Description	
15:10	Reserved	Reserved, the reset value must be maintained.	
9: 0	CNTn_TX[9:0]	Number of bytes sent	
		The number of data bytes to send on the next PID IN token packet	


Note: As shown in Table 27-2 and Table 27-3, the double-buffered IN endpoint and the isochronous IN endpoint require two USB\_CNTn\_TX registers: USB\_CNTn\_TX\_0 and USB\_CNTn\_TX\_1.



## 27.6.3 Receive Buffer Address Register N (USB\_ADDRn\_RX)

Address offset: [USB BUFTAB] +  $n \times 16 + 8$ 

USB local address: [USB BUFTAB] +  $n \times 8 + 4$ 



Bit Field	Name	Description	
15:1	ADDRn_RX[14:0]	Receive buffer address	
		Endpoint packet buffer start address for the endpoint to hold data when the next PID	
		SETUP or OUT token packet is received	
0	-	Since packet buffer memory addresses are word (32-bit) aligned, this bit must be 0	

# 27.6.4 Receive Data Byte Number Register N (USB\_CNTn\_RX)

Address offset: [USB\_BUFTAB] +  $n \times 16 + 12$ 

USB local address: [USB BUFTAB]  $+ n \times 8 + 6$ 




Bit Field	Name	Description
15	BLSIZE	Memory block size
		0: The memory block size is 2 bytes
		1: The memory block size is 32 bytes



Bit Field	Name	Description	
14:10	NUM_BLK[4:0]	Number of memory blocks	
		Records the number of memory blocks allocated to the endpoint packet receive buffer	
		and determines the size of the endpoint packet receive buffer that is ultimately used.	
		For details, please refer to the following Table 27-8.	
9:0	CNTn_RX[9:0]	Number of bytes received	
		Written by the USB module to record the actual number of bytes of the latest PID	
		SETUP or OUT token packet received by the endpoint.	

Note: As shown in Table 27-2 and Table 27-3 double buffered OUT endpoints and isochronous OUT endpoints require two USB\_CNTn\_RX registers: USB\_CNTn\_RX\_0 and USB\_CNTn\_RX\_1.



**Table 27-8 Endpoint Packet Receive Buffer Size Definition** 

NUM_BLK[4:0]	BLSIZE = 0	BLSIZE = 1
00000	Not allowed	32 bytes
00001	2 bytes	64 bytes
00010	4 bytes	96 bytes
00011	6 bytes	128 bytes
01111	30 bytes	512 bytes
10000	32 bytes	Reserved
10001	34 bytes	Reserved
10010	36 bytes	Reserved
11110	60 bytes	Reserved
11111	62 bytes	Reserved

Note: The size of the endpoint packet receive buffer is defined during the device enumeration process and is defined by the wMaxPacketSize field of the standard endpoint descriptor in the USB 2.0 protocol specification.



## 28 Debug support (DBG)

### 28.1 Overview

N32L40x uses Cortex®-M4F core, which integrates hardware debugging module. Support instruction breakpoint (stop when instruction fetches value) and data breakpoint (stop when data access). When the kernel is stopped, the user can view the internal state of the kernel and the external state of the system. After the user's query operation is completed, the kernel and peripherals can be restored, and the corresponding program can continue to be executed.

The hardware debugging module of the N32L40x core can be used when it is connected to the debugger (when it is not disabled).

N32L40x supports the following debugging interfaces:

- Serial interface
- JTAG debugging interface

ITM **FPB** DWT JTMS/SWDIO Internal dedicated NVIC peripheral (PPB) ITDI JTDO/TRACESWO SWJ-DP AHB-AP MCU Bridges DBG NJTRST JTCK/SWCLK Cortex-System Bus M4F Core Dcode Interface Cortex-M4F Debug support N32L40x Debug support

Figure 28-1 N32L40x Level and Cortex®-M4F Level Debugging Block Diagram

The ARM Cortex®-M4F core hardware debugging module can provide the following debugging functions:

- SWJ-DP: Serial /JTAG debug port
- AHP-AP: AHB access port



- ITM: Instrumentation trace macrocell
- FPB: Flash patch breakpoint
- DWT: Data watchpointtrigger

#### Reference:

- Cortex®-M4F Technical Reference Manual (TRM)
- ARM debugging interface V5 structure specification
- ARM CoreSight development tool set (r1p0 version) technical reference manual

The system supports low-power mode debugging and debugging of some peripherals. The peripherals supporting debugging include: CAN, I2C, TIMER, WWDG and IWDG modules. The user needs to set the corresponding bit of the debug control register (DBG\_CTRL) to 1 when debugging with low power consumption or peripherals.

#### 28.2 JTAG/SWD Function

The debugging tool can call the debugging function through the SWD debugging interface or JTAG debugging interface mentioned above.

#### 28.2.1 Switch JTAG/SWD Interface

The chip uses JTAG debug interface by default. If you need to switch the debug interface, you can switch between SWD interface and JTAG interface through the following operations:

JTAG debug to SWD debug switch:

- 1. Send JTMS = 1 signal with more than 50 JTCK cycles;
- 2. Send 16-bit JTMS = 1110011110011110(0xE79E LSB) signal;
- 3. Send JTMS = 1 signal with more than 50 JTCK cycles.

Switch from SWD debugging to JTAG debugging:

- 1. Send JTMS = 1 signal with more than 50 JTCK cycles;
- 2. Send 16-bit JTMS = 1110011100111100(0xE73C LSB) signal;
- 3. Send JTMS = 1 signal with more than 50 JTCK cycles.

### 28.2.2 Pin Assignment

JTAG debugging interface includes five pins: JTCK (JTAG clock pin), JTMS (JTAG mode selection pin), JTDI (JTAG data input pin), JTDO (JTAG data output pin) and NJTRST (JTAG data reset pin, low level reset pin).

SWD (serial debugging) interface includes two pins: SWCLK (clock pin) and SWDIO (data input and output pin), which provide the interface of two pins: data input and output pin (SWDIO) and clock pin (SWCLK).

See the following Table for the pin allocation of JTAG debugging interface and SWD debugging interface (SWDIO is alternated with JTMS, SWCLK is alternated with JTCK):



Debug Port	Pin Allocation
JTMS/SWDIO	PA13
JTCK/SWCLK	PA14
JTDI	PA15
JTDO	PB3
NJTRST	PB4

- When both JTAG debugging interface and SWD debugging interface are enabled, the 5-wire JTAG debugging interface will be used by default after reset.
- When using JTAG interface, users can not use NJTRST pin. In this case, NJTRST pin (PB4, internal hardware pull-up) can be used as a general-purpose GPIO.
- When SWD interface is used, three pins JTDI (PA15), JTDO (PB3) and NJTRST (PB4) can be used as general GPIO.
- When the debugging function is not used, the above five pins can be used as general-purpose GPIO.

### 28.3 MCU Debug Function

### 28.3.1 Low-power Mode Debug Support

The N32L40x can provide several low-power modes (see Power Control (PWR) chapter for details). By default, if the MCU enters SLEEP, STOP2, or STANDBY mode while the application is using the debug feature, the debug connection will be lost. When debugging, make sure that the FCLK and HCLK of the core are turned on, and provide the necessary clock for the core debugging. Users can perform software debugging in low power mode according to specific operations.

To do this, a debugger or software first needs to configure the debug control registers associated with the low power modes:

### • DBG\_SLEEP mode:

The DBG\_CTRL.SLEEP bit needs to be configured to provide HCLK with the same clock as provided to FCLK (ie: the original configured system clock).

#### DBG STOP mode:

The DBG\_CTRL.STOP bit needs to be configured to start the internal RC oscillator to provide the clock for HCLK and FCLK.

#### • DBG STANDBY mode:

The DBG\_CTRL.STDBY bit needs to be configured to start the internal RC oscillator to provide the clock for HCLK and FCLK.



### 28.3.2 Peripherals Debug Support

When the corresponding bit of the peripheral control bit in the DBG\_CTRL register is set to 1, the corresponding peripheral enters the debugging state after the core stops:

- Timer peripheral: the timer counter stops and debugs.
- I2C peripheral: the SMBUS of I2C keeps the state and carries out debugging.
- WWDG/IWDG peripheral: WWDG/IWDG counter clock stops and debugs.
- CAN peripheral: the CAN interface receiving register stops counting and debugs.

# 28.4 DBG Registers

### 28.4.1 DBG Register Overview

The DBG register map and reset values are listed below. These peripheral registers must be operated as words (32 bits). The base address of the register is 0xE0042000.


Offset 29 26 18 17 16 7 10 Register H[3:0] **DEV NUM H[3:0]** DEV NUM M[3:0] **DEV NUM L[3:0]** REV\_NUM\_L[3:0] SER\_NUM[3:0] SRAM[3:0] FLASH[3:0] NOM DBG ID 000h REV. Reset Value 12C2SMBUS\_TIMEOUT I2C1SMBUS\_TIMEOUT WWDG STOP STOP TIM9\_STOP TIM7\_STOP TIM8\_STOP TIM4\_STOP TIM2\_STOP TIMI STOP TIM5\_STOP CAN\_STOP STOP SLEEP STDBY STOPDBG\_CTRL IWDG TIM6 004h TIM3 Reserved Reset Value 0 0 0

**Table 28-2 DBG Register Overview** 

# 28.4.2 ID Register (DBG\_ID)

Address offset: 0x00

Only 32-bit access is supported, fixed values cannot be modified.



Bit Rield	Name	Description
31:28	SRAM[3:0]	SRAM capacity indication bit (capacity: (N+1)*8K).



Bit Rield	Name	Description	
27:24	SER_NUM[3:0]	Series type indication bit. 1 is G series, 2 is L series.	
23:20	DEV_NUM_L[3:0]	Lower 4 digits of equipment model.	
		Device model consists of 12 bits, including high, medium and low, representing the	
		model of MCU.	
19:16	FLASH[3:0]	FLASH capacity indicator (capacity: N*32K).	
15:12	DEV_NUM_H[3:0]	The upper 4 bits of device.	
		See the description of DEV_NUM_L[3:0].	
11:8	DEV_NUM_M[3:0]	The middle 4 bits of device.	
		See the description of DEV_NUM_L[3:0].	
7:4	REV_NUM_H[3:0]	High 4 bits of MCU version number	
3:0	REV_NUM_L[3:0]	Low 4 bits of MCU version number	

# 28.4.3 Debug Control Register (DBG\_CTRL)

Address offset: 0x04

POR reset value: 0x0000 0000 (not reset by system reset)

31									22	21	20	19	18	17	16
	1	ı	ı	Rese	erved	1		1	ı	TIM9 _STOP	TIM7 _STOP	TIM6 _STOP	TIM5 _STOP	TIM8 _STOP	I2C2SM BUS_TI MEOUT
15	14	13	12	11	10	9	8	7		rw	rw	rw 3	rw 2	rw 1	rw 0
I2C1SM BUS_TI MEOUT	CAN _STOP	TIM4 _STOP	TIM3 _STOP	TIM2 _STOP	TIM1 _STOP	WWDG _STOP	IWDG _STOP		1	Reserved		1	STDBY	STOP	SLEEP
rw	rw	rw	rw	rw	rw	rw	rw						rw	rw	rw

Bit Field	Name	Description		
31:22	Reserved	Reserved, must keep the reset value.		
21:17	TIMx_STOP	TIMx debug pause bit $(x = 9, 7, 6, 5, 8)$ .		
		Set or cleared by software.		
		0: TIMx running state has no effect.		
		1: Pause the counter of TIMx.		
16:15	I2CxSMBUS_TIMEOUT	I2Cx SMBUS timeout controls debug pause bits $(x = 2, 1)$ .		
		Set or cleared by software.		
		0: SMBUS timeout control has no effect.		
		1: Pause SMBUS timeout control.		
14	CAN_STOP	CAN debug pause bit.		
		Set or cleared by software.		
		0: CAN running state has no effect.		
		1: Pause the receive function of the CAN receive register.		
13:10	TIMx_STOP	TIMx debug pause bits $(x = 4, 3, 2, 1)$ .		
		Set or cleared by software.		
		0: TIMx running state has no effect.		
		1: Pause the counter of TIMx.		



Bit Field	Name	Description
9	WWDG_STOP	WWDG debug pause bit.
		Set or cleared by software.
		0: WWDG running state has no effect.
		1: Pause the WWDG counter.
8	IWDG_STOP	IWDG debug pause bit.
		Set or cleared by software.
		0: IWDG running state has no effect.
		1: Pause the IWDG counter.
7:3	Reserved	Reserved, must keep the reset value.
2	STDBY	DBG_STANDBY mode.
		Set or cleared by software.
		0: (FCLK off, HCLK off) The entire digital circuit section is powered down. From
		a software point of view, exiting STANDBY mode is the same as a reset (except
		that some status bits indicate that the microcontroller has just exited from
		STANDBY state).
		1: (FCLK on, HCLK on) The digital circuit part is not powered off, and the FCLK
		and HCLK clocks are clocked by the internal RC oscillator (MSI). In addition, the
		microcontroller exits STANDBY mode by generating a system reset is the same as
		a reset.
1	STOP	DBG_STOP mode.
		Set or cleared by software.
		0: (FCLK off, HCLK off) In STOP2 mode, the clock controller disables all clocks
		(including HCLK and FCLK). When exiting STOP2 mode, the configuration of
		the clock is the same as before entering STOP2 mode.
		1: (FCLK on, HCLK on) In DBG_STOP2 mode, the FCLK and HCLK clocks are
		provided by the internal RC oscillator (MSI). When exiting STOP2 mode, the
		software does not need to reconfigure the clock system to start the PLL, crystal
		oscillator, etc., and the held registers will not be reset (same operation as
		configuring this bit to 0).
0	SLEEP	DBG_SLEEP mode.
		Set or cleared by software.
		0: (FCLK on, HCLK off) In SLEEP mode, FCLK is provided by the previously
		configured system clock, and HCLK is off. Since SLEEP mode does not reset the
		configured clock system, software does not need to reconfigure the clock system
		when exiting from SLEEP mode.
		1: (FCLK on, HCLK on) In DBG_SLEEP mode, both FCLK and HCLK clocks
		are provided by the previously configured system clock.



# 29 Unique Device Serial Number (UID)

### 29.1 Introduction

MCU series products have two built-in unique device serial numbers with different lengths, namely 96-bit UID (Unique device ID) and 128-bit UCID (Unique Customer ID). These two device serial numbers are stored in the system configuration block of the flash memory, and the information is programmed during manufacture, and any MCU microcontroller is guaranteed to be unique under any circumstances. It can be read by user applications or external devices through CPU or SWD interface and cannot be modified.

UID is 96 bits, which is usually used as serial number or password. When writing flash memory, this unique identifier is combined with software encryption and decryption algorithm to further improve the security of code in flash memory, and it can also be used to activate Secure Bootloader with security function.

UCID is 128 bits and complies with the definition of the Nations Technologies chip serial number. It contains information about chip production and version.

## 29.2 UID Register

Start address: 0x1FFF F7F0, 96 bits in length.

## 29.3 UCID Register

Start address: 0x1FFF F7C0, 128 bits in length.

Email: sales@nsing.com.sg



# **30 Version History**

Version	Date	Changes				
V2.0	2022.07.08	Initial version.				
V2.1	2022.09.05	<ol> <li>Add RTC OUT(PC13) duty cycle description</li> <li>Add PB3 description in Debug mode at chapter 5.2.2</li> <li>Add MCO output LSE duty cycle at chapter 4.2.13</li> <li>3.2.3 Chapter LPRUN mode supports CAN/ADC</li> <li>Modify BOR_LEVEL0 in chapter 2.2.4.7</li> <li>Delete RTC periodic wake-up support Standby mode</li> <li>4.2.6 Chapter LSE clock add switch wait clock</li> <li>Modify USART3 mode setting in table 23-8</li> <li>Modify SRAM capacity calculation formula in chapter 28.4.2</li> <li>Modify the WWDG T register to 7 bit in chapter 16.7.2</li> </ol>				
V2.2	2023.02.10	<ol> <li>Add note 1 to MSI clock in chapter 4.2.4</li> <li>Add note 1 to HSI clock in chapter 4.2.3</li> <li>Add note to RTC initialization in chapter 14.3.6</li> <li>Modify USB external clock in chapter 2.1.3.3</li> <li>Modify figure I2S clock generator structure in chapter 25.4.2</li> <li>Add "don't set the slave address to 0xF0" in chapter 22.3.2.6</li> <li>Add Clock Tree Figure note: When PLL is selected as system clock source, PLL minimum clock output is 32MHz</li> </ol>				



### 31 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.