

N32G401 Series Errata Sheet



Contents

1	Erra	ta List	3		
2	Powe	er Control (PWR)	4		
	2.1	Cannot Reset The Chip By Pressing NRST Button In DEBUG STOP2 Mode	4		
3	Time	r (TIM)	5		
	3.1	TIM1/2/3/4/5/8 Cannot Generate Compare Events Under Specific Conditions	5		
4	Seria	l Peripheral Interface (SPI)	6		
	4.1	I2S Interface	6		
	4.1.1	PCM Long Frame Mode	6		
5	Real	Time Clock (RTC)	7		
	5.1	The First Automatic Wake-up Time Of The RTC Is Abnormal	7		
	5.2 Unable	The RTC Wakeup Event occurs Before The Chip Enters STANDBY Mode Resulting In The Chip Being Fo Wake Up	7		
	5.3	The RTC Calendar Function Prohibits Multiple Initializations Within 1 Second	7		
	5.4	The RTC Incorrectly Triggers The TISOVF Flag	8		
	5.5	The Shift Operation Of The RTC On The Sub-seconds Causes Inaccurate Current Wake-Up Time	8		
	5.6	RTC_DATE Register Being Locked	8		
6	GPIC) And AFIO	9		
	6.1	Glitchs Occur On The IO Appeared During Chip Power-On	9		
7	Chip	Marking And Revision Description	.10		
8	Versi	on History	.11		
9	Discl	Disclaimer12			



1 Errata List

Errata link			Version C	Version D
Ch 2: Power Control (PWR)	2.1: Cannot Reset The Chip By Pressing NRST Button in DEBUG STOP2 mode		•	-
Ch 3: Timer (TIM)	3.1: TIM1/2/3/4/5/8 Cannot Generate Compare Events Under Specific Conditions conditions		•	•
Ch 4: Serial Peripheral Interface (SPI)	4.1: I2S Interface	Section 4.1.1: PCM Long Frame Mode	•	•
	5.1: The first automatic wake-up time of the RTC is abnormal		•	•
	5.2: The RTC Wakeup Event occurs Before the Chip Enters STANDBY Mode Resulting In the Chip Being Unable to Wake Up resulting in the chip being unable to waked up		•	-
Ch 5: Real Time Clock (RTC)	5.3: The RTC Calendar Function Prohibits Multiple Initializations Within 1 Second		•	-
	5.4: The RTC sets the TISOVF flag by mistake		•	-
	5.5: The Shift Operation of The RTC on The Sub- seconds Causes Inaccurate Current Wake-Up Time		•	•
	5.6: The RTC_DATE Register Being Locked		•	•
Ch 6: GPIO and AFIO	6.1: Glitches occur on the IO during chip power-on		•	-

Table 1-1 Overview Of Errata



2 Power Control (PWR)

2.1 Cannot Reset The Chip By Pressing NRST Button In DEBUG STOP2 Mode

Description

When the DBG_CTRL.STOP bit is set to 1 and the chip enters the STOP2 mode, the chip cannot be reset by pressing the NRST button.

Workaround

Clear the DBG_CTRL.STOP bit before the chip enters STOP2 mode.



3 Timer (TIM)

3.1 TIM1/2/3/4/5/8 Cannot Generate Compare Events Under Specific

Conditions

Description

In edge-aligned mode, and up-counting PWM1 mode, when CCDATx shadow register value is greater than or equal to AR value in current PWM cycle, if the CCDATx shadow register value is 0 in the next PWM cycle, the compare event will not be generated at the moment although the value of PWM cycle counter is equal to the value of CCDATx shadow register, which is 0.

Workaround

If it is not required that "the compare event is generated at the time when the count value = the shadow register of the compare value =0", the compare event can be generated through another channel.



4 Serial Peripheral Interface (SPI)

4.1 I2S Interface

4.1.1 PCM Long Frame Mode

Description

When I2S is operating in master mode, PCM long frame mode, and the data format is set to "32bit" or "16bit extended to 32bit", the WS signal is generated every 16bits per cycle instead of 32bit.

Workaround

If I2S must operate in master mode and use long frame mode, it is recommended to use only the 16bit data mode to ensure proper WS signal alignment.

6 of 12



5 Real Time Clock (RTC)

5.1 The First Automatic Wake-up Time Of The RTC is Abnormal

Description

After setting up the RTC calendar and configuring the automatic wake-up function, the time from enabling automatic wake-up to the first wake-up is smaller than the time represented by the wake-up automatic reload value. But the subsequent automatic wake-up time is normal.

Workaround

Ignore the first wakeup.

5.2 The RTC Wakeup Event occurs Before the Chip Enters STANDBY Mode

Resulting In the Chip Being Unable to Wake Up

Description

Before the chip enters STANDBY mode, if an RTC wakeup event occurs, the chip will not wake up after entering STANDBY mode.

Workaround

None.

5.3 The RTC Calendar Function Prohibits Multiple Initializations Within 1

Second

Description

Multiple initializations of the RTC calendar function within 1 second will result in the inability to generate RTC alarm interrupts.

Workaround

The interval between two initializations of the RTC calendar function should be more than 1 second.

7 of 12



5.4 The RTC Incorrectly Triggers the TISOVF Flag

Description

When the system wakes up from STANDBY mode or reset by IWDG timeout, the TISOVF flag in RTC may be set incorrectly.

Workaround

Before entering STANDBY mode or when the system is reset by IWDG time out, when the SHOPF flag is 0, configure RTC_SCTRL.SUBF [14:0] register once, and SHOPF flag will set to 1. When SHOPF flag become 0 again, configure RTC_SCTRL.SUBF [14:0] register for the second time. This will solve the issue.

Note: NRST cannot be triggered during above process.

5.5 The Shift Operation of The RTC on The Sub-seconds Causes Inaccurate

Current Wake-Up Time

Description

When the RTC is configured as periodic wake up, performing the shift operation on sub-seconds before triggering the periodic wake-up will cause the current wake-up time to be inaccurate, and the subsequent wake-up time will be normal.

Workaround

No solution is provided for this issue.

5.6 RTC_DATE Register Being Locked

Description

- Before the system software reset, if the RTC_DATE register is not read after reading the RTC_SUBS or RTC_TSH shadow register, and after the system software reset, if the RTC is initialized without configuring or reading the RTC_DATE register, the RTC_DATE register will revert to its default value;
- 2. When reading the calendar, after reading the RTC_SUBS or RTC_TSH shadow register, the value of the RTC_DATE register remains unchanged;

Workaround

- 1. Read the RTC_DATE register before initializing the RTC;
- 2. After reading the RTC_SUBS or RTC_TSH shadow register, read the RTC_DATE register;



6 GPIO And AFIO


6.1 Glitches Occur on The IO Appeared During Chip Power-On

Description

When the MCU is powered on, some IOs will have glitches appeared.


Workaround

When an IO is used as an input, the glitches have no effect on MCU; When an IO is used as an output, an external 2000hm resistor and a 0.1uF capacitor are applied for filtering to solve the issue.





7 Chip Marking And Revision Description



10 of 12



8 Version History

Version	Date	Changes
V1.0.0	2023.5.16	Initial release

11 of 12



9 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD.(Hereinafter referred to as NSING).

This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections. enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and holdNATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.