

# N32G401 Series

# 32-bit ARM® Cortex®-M4 Microcontroller

User Manual



### **Contents**

1 Abbrevia	itions In The Text	26
1.1 List (	Of Abbreviations For Registers	26
1.2 Avail	lable Peripherals	26
2 Memory	And Bus Architecture	26
2.1 Syste	em Architecture	26
2.1.1	Bus Architecture	27
2.1.2	Bus Address Mapping	28
2.1.3	Boot Management	32
2.2 Men	nory System	33
2.2.1	FLASH Specification	34
2.2.2	ICache	45
2.2.3	SRAM	47
2.2.4	FLASH Register Description	47
3 Power Co	ontrol (PWR)	56
3.1 Gene	eral Description	56
3.1.1	Power Supply	56
3.1.2	Power Supply Supervisor	57
3.1.3	NRST	59
3.2 Powe	er Modes	59
3.2.1	SLEEP Mode	61
3.2.2	STOPO Mode	62
3.2.3	STOP2 Mode	63
3.2.4	STANDBY Mode	63
3.3 PWR	Registers	64
3.3.1	PWR Register Overview	64
3.3.2	Power Control Register (PWR_CTRL)	65
3.3.3	Power Control Status Register (PWR_CTRLSTS)	66
3.3.4	Power Control Register 2(PWR_CTRL2)	69
4 Reset An	d Clock Control (RCC)	70
4.1 Gene	eral Description	70
4.2 Rese	et Control Unit	70
4.2.1	Power Reset	70
4.2.2	System Reset	70
4.2.3	Backup Domain Reset	71
4.3 Clock	k Control Unit	72
4.3.1	Clock Tree Diagram	73
4.3.2	HSE Clock	74
4.3.3	HSI Clock	74



4.3.4	PLL Clock	75
4.3.5	LSE Clock	75
4.3.6	LSI Clock	75
4.3.7	System Clock (SYSCLK) Selection	76
4.3.8	Clock Security System (CLKSS)	76
4.3.9	LSE Clock Security System (LSECSS)	76
4.3.10	RTC Clock	77
4.3.11	Watchdog Clock	77
4.3.12	Clock Output(MCO)	77
4.4 Rcc Re	egisters	78
4.4.1	RCC Register Overview	78
4.4.2	Clock Control Register (RCC_CTRL)	79
4.4.3	Clock Configuration Register (RCC_CFG)	81
4.4.4	Clock Interrupt Register (RCC_CLKINT)	84
4.4.5	Apb2 Peripheral Reset Register (RCC_APB2PRST)	86
4.4.6	Apb1 Peripheral Reset Register (RCC_APB1PRST)	88
4.4.7	Ahb Peripheral Clock Enable Register (RCC_AHBPCLKEN)	89
4.4.8	Apb2 Peripheral Clock Enable Register (RCC_APB2PCLKEN)	91
4.4.9	Apb1 Peripheral Clock Enable Register (RCC_APB1PCLKEN)	92
4.4.10	Backup Domain Control Register (RCC_BDCTRL)	94
4.4.11	Clock Control/Status Register (RCC_CTRLSTS)	95
4.4.12	Ahb Peripheral Reset Register (RCC_AHBPRST)	97
4.4.13	Clock Configuration Register 2 (RCC_CFG2)	98
4.4.14	Retention Domain Control Register (RCC_RDCTRL)	99
4.4.15	PLL And HSI Configuration Register (RCC_PLLHSIPRE)	100
4.4.16	Ahb Peripheral Clock Enable Register 1 (RCC_AHB1CLKEN)	101
5 GPIO And	AFIO	102
F 1 Cuman	200	102
	naryunction Description	
5.2.1 5.2.1	I/O Mode Configuration	
5.2.2	Status After Reset	
5.2.3	Individual Bit Setting And Bit Clearing	
5.2.4	External Interrupt /Wakeup Line	
5.2.5	Alternate Function	
5.2.6	I/O Configuration Of Peripherals	
5.2.7	GPIO Locking Mechanism	
5.2.8	Precautions For Using GPIO	
	Registers	
5.3.1	GPIOA Register Overview	
5.3.2	GPIOB Register Overview	
5.3.3	GPIOC Register Overview	
5.3.4	GPIOD Register Overview	
5.3.5	GPIO Port Mode Description Register (GPIOX_PMODE)	
5.5.5	of to total wode bescription negister for lov_1 wobe/	



5.3.6	GPIO Port Type Definition (GPIOX_POTYPE)	130
5.3.7	GPIO Slew Rate Configuration Register (GPIOX_SR)	131
5.3.8	GPIO Port Pull-up/Pull-down Description Register (GPIOX_PUPD)	132
5.3.9	GPIO Port Input Data Register (GPIOX_PID)	132
5.3.10	GPIO Port Output Data Register (GPIOX_POD)	133
5.3.11	GPIO Port Bit Set/Clear Register (GPIOX_PBSC)	133
5.3.12	GPIO Port Configuration Lock Register (GPIOX_ PLOCK)	134
5.3.13	GPIO Alternate Function Low Register (GPIOX_AFL)	135
5.3.14	GPIO Alternate Function High Register (GPIOX_AFH)	136
5.3.15	GPIO Port Bit Clear Register (GPIOX_PBC)	137
5.3.16	GPIO Driver Strength Configuration Register (GPIOX_ DS)	137
5.4 Afio I	Registers	138
5.4.1	AFIO Register Overview	
5.4.2	Alternate Function Mapping Configuration Control Register (AFIO_RMP_CFG)	
5.4.3	External Interrupt Configuration Register 1 (AFIO_EXTI_CFG1)	140
5.4.4	External Interrupt Configuration Register 2 (AFIO_EXTI_CFG2)	
5.4.5	External Interrupt Configuration Register 3 (AFIO_EXTI_CFG3)	154
5.4.6	External Interrupt Configuration Register 4 (AFIO_EXTI_CFG4)	
5.4.7	5V Tolerance Configuration Register (AFIO_TOL5V _CFG)	
5.4.8	Analog Filter Configuration Register 1 (AFIO_EFT_CFG1)	170
5.4.9	Analog Filter Configuration Register 2 (AFIO_EFT_CFG2)	
5.4.10	, , , , , , , , , , , , , , , , , , , ,	
5.4.11	3 ,3 ,3 , , = = = ,	
5.4.12	Digital Glitch Filter Configuration Register 2 (AFIO_DIGEFT_CFG2)	172
5 Interrupt	s And Events	174
6.1 Neste	ed Vectored Interrupt Controller	174
6.1.1	Systick Calibration Value Register	
6.1.2	Interrupt And Exception Vectors	
	nded Interrupt/Event Controller (EXTI)	
6.2.1	Introduction To EXTI	
6.2.2	EXTI Main Features	177
6.2.3	Functional Description	
6.2.4	EXTI Line Mapping	
6.3 EXTI	Registers	181
6.3.1	EXTI Register Overview	181
6.3.2	Interrupt Mask Register(EXTI_IMASK)	181
6.3.3	Event Mask Register(EXTI_EMASK)	
6.3.4	Rising Edge Trigger Selection Register(EXTI_RT_CFg)	182
6.3.5	Falling Edge Trigger Selection Register(EXTI_FT_CFG)	
6.3.6	Software Interrupt Event Register(EXTI_SWIE)	
6.3.7	Interrupt Request Pending Register(EXTI_PEND)	
6.3.8	Rtc Timestamp Selection Register(EXTI_TS_SEL)	



7 DMA Cont	troller	185
7.1 Introd	duction	185
7.2 Main	Features	185
7.3 Block	Diagram	186
7.4 Funct	ion Description	186
7.4.1	DMA Operation	186
7.4.2	Channel Priority And Arbitration	187
7.4.3	DMA Channels And Number Of Transfers	187
7.4.4	Programmable Data Bit Width, Alignment And Endians	187
7.4.5	Peripheral/Memory Address Incrementation	189
7.4.6	Channel Configuration Procedure	189
7.4.7	Flow Control	190
7.4.8	Circular Mode	190
7.4.9	Error Management	190
7.4.10	Interrupt	191
7.4.11	DMA Request Mapping	191
7.5 DMA	Registers	194
7.5.1	DMA Register Overview	194
7.5.2	DMA Interrupt Status Register (DMA_INTSTS)	195
7.5.3	DMA Interrupt Flag Clear Register (DMA_INTCLR)	196
7.5.4	DMA Channel X Configuration Register (DMA_Chcfgx)	197
7.5.5	DMA Channel X Transfer Number Register (DMA_Txnumx)	198
7.5.6	DMA Channel X Peripheral Address Register (DMA_Paddrx)	199
7.5.7	DMA Channel X Memory Address Register (DMA_Maddrx)	199
7.5.8	DMA Channel X Channel Request Select Register (DMA_Chselx)	200
8 CRC Calcu	lation Unit	202
8.1 CRC Ir	ntroduction	202
8.2 CRC N	Лain Features	202
8.2.1	CRC32 Module	202
8.2.2	CRC16 Module	202
8.3 CRC F	unction Description	203
8.3.1	Crc32	203
8.3.2	Crc16	203
8.4 CRC R	Registers	204
8.4.1	CRC Register Overview	204
8.4.2	CRC32 Data Register (CRC_CRC32DAT)	204
8.4.3	CRC32 Independent Data Register (CRC_CRC32IDAT)	204
8.4.4	CRC32 Control Register (CRC_CRC32CTRL)	205
8.4.5	CRC16 Control Register (CRC_CRC16CTRL)	205
8.4.6	CRC16 Input Data Register (CRC_CRC16DAT)	206
8.4.7	CRC Cyclic Redundancy Check Code Register (CRC_CRC16D)	206
8.4.8	LRC Result Register (CRC_LRC)	207



9 Advanced-	-control Timers (TIM1 And TIM8)	208
9.1 TIM1 /	And TIM8 Introduction	208
9.2 Main I	Features Of TIM1 And TIM8	208
9.3 TIM1 /	And TIM8 Function Description	210
9.3.1	Time-base Unit	210
9.3.2	Counter Mode	211
9.3.3	Repetition Counter	221
9.3.4	Clock Selection	223
9.3.5	Capture/Compare Channels	227
9.3.6	Input Capture Mode	229
9.3.7	PWM Input Mode	230
9.3.8	Forced Output Mode	231
9.3.9	Output Compare Mode	231
9.3.10	PWM Mode	233
9.3.11	One-pulse Mode	236
9.3.12	Clearing The Ocxref Signal On An External Event	237
9.3.13	Complementary Outputs With Dead-time Insertion	238
9.3.14	Break Function	240
9.3.15	Debug Mode	242
9.3.16	Timx And External Trigger Synchronization	242
9.3.17	Timer Synchronization	246
9.3.18	Generating Six-step PWM Output	246
9.3.19	Encoder Interface Mode	247
9.3.20	Interfacing With Hall Sensor	250
9.4 Timx F	Register Description(X=1, 8)	252
9.4.1	Register Overview	252
9.4.2	Control Register 1 (Timx_CTRL1)	255
9.4.3	Control Register 2 (Timx_CTRL2)	257
9.4.4	Slave Mode Control Register (Timx_SMCTRL)	260
9.4.5	DMA/Interrupt Enable Registers (Timx_DINTEN)	262
9.4.6	Status Registers (Timx_STS)	264
9.4.7	Event Generation Registers (Timx_EVTGEN)	266
9.4.8	Capture/Compare Mode Register 1 (Timx_CCMOD1)	267
9.4.9	Capture/Compare Mode Register 2 (Timx_CCMOD2)	270
9.4.10	Capture/Compare Enable Registers (Timx_CCEN)	272
9.4.11	Counters (Timx_CNT)	275
9.4.12	Prescaler (Timx_PSC)	275
9.4.13	Auto-reload Register (Timx_AR)	276
9.4.14	Repeat Count Registers (Timx_REPCNT)	276
9.4.15		
9.4.16	, , , , , , , , , , , , , , , , , , , ,	
9.4.17	. , , , , , , , , , , , , , , , , , , ,	
9.4.18	Capture/Compare Register 4 (Timx_CCDAT4)	279



9.4.19	Break And Dead-time Registers (Timx_BKDT)	280
9.4.20	DMA Control Register (Timx_DCTRL)	282
9.4.21	DMA Transfer Buffer Register (Timx_DADDR)	283
9.4.22	Capture/Compare Mode Registers 3(Timx_CCMOD3)	283
9.4.23	Capture/Compare Register 5 (Timx_CCDAT5)	284
9.4.24	Capture/Compare Register 6 (Timx_CCDAT6)	284
9.4.25	Capture/Compare Register 7 (Timx_CCDAT7)	285
9.4.26	Capture/Compare Register 8 (Timx_CCDAT8)	285
9.4.27	Capture/Compare Register 9 (Timx_CCDAT9)	285
9.4.28	Break Filter (Timx_BRKFILT)	286
10 General-pu	rrpose Timers (TIM2, TIM3, TIM4 And TIM5)	288
10.1 Genera	al-purpose Timers Introduction	288
10.2 Main F	Features Of General-purpose Timers	288
10.3 Genera	al-purpose Timers Description	289
10.3.1	Time-base Unit	289
10.3.2	Counter Mode	290
10.3.3	Clock Selection	295
10.3.4	Capture/Compare Channels	299
10.3.5	Input Capture Mode	302
10.3.6	PWM Input Mode	303
10.3.7	Forced Output Mode	304
10.3.8	Output Compare Mode	305
10.3.9	PWM Mode	306
10.3.10	One-pulse Mode	309
10.3.11	Clearing The Ocxref Signal On An External Event	310
10.3.12	Debug Mode	311
10.3.13	Timx And External Trigger Synchronization	311
10.3.14	Timer Synchronization	314
10.3.15	Encoder Interface Mode	318
10.3.16	Interfacing With Hall Sensor	320
10.4 Timx R	Register Description(X=2, 3, 4 And 5)	321
10.4.1	Register Overview	321
10.4.2	Control Register 1 (Timx_CTRL1)	322
10.4.3	Control Register 2 (Timx_CTRL2)	324
10.4.4	Slave Mode Control Register (Timx_SMCTRL)	325
10.4.5	DMA/Interrupt Enable Registers (Timx_DINTEN)	328
10.4.6	Status Registers (Timx_STS)	329
10.4.7	Event Generation Registers (Timx_EVTGEN)	330
10.4.8	Capture/Compare Mode Register 1 (Timx_CCMOD1)	331
10.4.9	Capture/Compare Mode Register 2 (Timx_CCMOD2)	335
10.4.10	Capture/Compare Enable Registers (Timx_CCEN)	336
10.4.11	Counters (Timx_CNT)	337
10.4.12	Prescaler (Timx_PSC)	338



10.4.13	B Auto-reload Register (Timx_AR)	338
10.4.14	Capture/Compare Register 1 (Timx_CCDAT1)	338
10.4.15	Capture/Compare Register 2 (Timx_CCDAT2)	339
10.4.16	Capture/Compare Register 3 (Timx_CCDAT3)	339
10.4.17	Capture/Compare Register 4 (Timx_CCDAT4)	340
10.4.18	B DMA Control Register (Timx_DCTRL)	340
10.4.19	DMA Transfer Buffer Register (Timx_DADDR)	341
10.4.20	Channel 1 Filter Register (Timx_C1FILT)	342
10.4.21	Channel 2 Filter Register (Timx_C2FILT)	343
10.4.22	Channel 3 Filter Register (Timx_C3FILT)	344
10.4.23	Channel 4 Filter Register (Timx_C4FILT)	345
10.4.24	Channel Filter Output Register (Timx_FILTO)	346
11 Basic Time	ers (TIM6)	347
11.1 Main	Features Of Basic Timers	347
11.2 Basic	Timers Description	347
11.2.1	Time-base Unit	347
11.2.2	Counter Mode	348
11.2.3	Clock Selection	351
11.2.4	Debug Mode	351
11.3 Timx F	Register Description(X=6)	351
11.3.1	Register Overview	351
11.3.2	Control Register 1 (Timx_CTRL1)	352
11.3.3	DMA/Interrupt Enable Registers (Timx_DINTEN)	353
11.3.4	Status Registers (Timx_STS)	354
11.3.5	Event Generation Registers (Timx_EVTGEN)	354
11.3.6	Counters (Timx_CNT)	354
11.3.7	Prescaler (Timx_PSC)	355
11.3.8	Automatic Reload Register (Timx_AR)	355
12 Low Powe	er Timer (LPTIM)	356
12.1 Introd	duction	356
12.2 Main	Features	356
12.3 Block	c Diagram	357
12.4 Funct	tion Description	357
12.4.1	LPTIM Clocks And Reset	357
12.4.2	Prescalar	358
12.4.3	Glitch Filter	358
12.4.4	Timer Enable	359
12.4.5	Trigger Multiplexer	359
12.4.6	Operating Mode	360
12.4.7	Waveform Generation	363
12.4.8	Register Update	364
12.4.9	Counter Mode	365



12.4.10	Encoder Mode	365
12.4.11	Non-orthogonal Encoder Mode	367
12.4.12	Timeout Function	368
12.4.13	LPTIM Interrupts	369
12.5 LPTIM	1 Registers	370
12.5.1	LPTIM Register Overview	370
12.5.2	LPTIM Interrupt And Status Register (LPTIM_INTSTS)	370
12.5.3	LPTIM Interrupt Clear Register (LPTIM_INTCLR)	371
12.5.4	LPTIM Interrupt Enable Register (LPTIM_INTEN)	372
12.5.5	LPTIM Configuration Register (LPTIM_CFG)	373
12.5.6	LPTIM Control Register (LPTIM_CTRL)	375
12.5.7	LPTIM Compare Register (LPTIM_COMP)	376
12.5.8	LPTIM Auto-reload Register (LPTIM_ARR)	377
12.5.9	LPTIM Counter Register (LPTIM_CNT)	377
12.5.10	LPTIM Option Register (LPTIM_OPT)	377
13 Independe	ent Watchdog (IWDG)	379
13.1 Introd	luction	379
13.2 Main	Features	379
13.3 Functi	ion Description	380
13.3.1	Register Access Protection	380
13.3.2	Debug Mode	381
13.3.3	lwdg Freeze	381
13.4 User I	nterface	381
13.4.1	Operate Process	381
13.4.2	IWDG Configuration Flow	382
13.5 IWDG	Registers	382
13.5.1	IWDG Register Overview	382
13.5.2	Iwdg Key Register (Iwdg_Key)	383
13.5.3	Iwdg Pre-scaler Register (Iwdg_Prediv)	383
13.5.4	Iwdg Reload Register (Iwdg_Relv)	384
13.5.5	Iwdg Status Register (Iwdg_Sts)	384
14 Window V	Vatchdog (WWDG)	386
14.1 Introd	luction	386
14.2 Main	Features	386
14.3 Functi	ion Description	386
14.4 Timin	g For Refresh Watchdog And Interrupt Generation	387
14.5 Debug	g Mode	388
14.6 User I	nterface	388
14.6.1	WWDG Configuration Flow	388
14.7 WWD	G Registers	389
14.7.1	WWDG Register Map	389
14.7.2	WWDG Control Register (WWDG CTRL)	389



14.7.3	WWDG Config Register (WWDG_CFG)	389
14.7.4	WWDG Status Register (WWDG_STS)	390
L5 Analog To D	Digital Conversion (ADC)	391
15.1 Introd	uction	391
15.2 Main F	eatures	391
15.3 Function	on Description	392
15.3.1	ADC Clock	393
15.3.2	ADC Switch Control	394
15.3.3	Channel Selection	394
15.3.4	Internal Channel	395
15.3.5	Single Conversion Mode	396
15.3.6	Continuous Conversion Mode	396
15.3.7	Timing Diagram	396
15.3.8	Analog Watchdog	397
15.3.9	Scan Mode	398
15.3.10	Injected Channel Management	398
15.3.11	Discontinuous Mode	399
15.4 Calibra	ation	400
15.5 Data Al	igned	400
15.6 Progra	mmable Channel Sampling Time	402
15.7 Externa	ally Triggered Conversion	402
15.8 DMA F	Requests	403
15.9 Tempe	rature Sensor	403
15.9.1	Temperature Sensor Using Flow	
	nterrupt	
15.11 ADC	Registers	
15.11.1	3	
15.11.2	ADC Status Register (ADC_STS)	407
15.11.3	ADC Control Register 1 (ADC_CTRL1)	
15.11.4	ADC Control Register 2 (ADC_CTRL2)	
15.11.5	ADC Sampling Time Register 1 (ADC_SAMPT1)	
15.11.6	ADC Sampling Time Register 2 (ADC_ SAMPT2)	
15.11.7	ADC Injected Channel Data Offset Register X (ADC_Joffsetx) (X=14)	
15.11.8	ADC Watchdog High Threshold Register (ADC_WDGHIGH)	
15.11.9	ADC Watchdog Low Threshold Register (ADC_WDGLOW)	
15.11.10	, , , , , , , , , , , , , , , , , , ,	
15.11.11		
15.11.12	· · · · · · · · · · · · · · · · · · ·	
15.11.13		
15.11.14		
15.11.15	· · · · · · · · · · · · · · · · · · ·	
15.11.16	· · · · · · · · · · · · · · · · · · ·	
15.11.17	ADC Calibration Factor (ADC_CALFACT)	418



15.11.18	ADC Control Register 3 (ADC_CTRL3)	419
15.11.19	ADC Sampling Time Register 3 (ADC_SAMPT3)	420
16 Comparato	or (COMP)	422
16.1 COMP	System Connection Block Diagram	422
16.2 COMP	Features	423
16.3 COMP	Configuration Procedure	424
16.4 COMP	Operating Mode	424
16.4.1	Window Mode	424
16.4.2	Independent Comparators	424
16.5 Compa	arator Interconnection	425
16.6 Interru	ıpt	426
16.7 COMP	Register	426
16.7.1	COMP Register Overview	
16.7.2	COMP Interrupt Enable Register (COMP_INTEN)	427
16.7.3	COMP Window Mode Register (COMP_WINMODE)	428
16.7.4	COMP Lock Register (COMP_LOCK)	428
16.7.5	COMP1 Control Register (COMP1_CTRL)	429
16.7.6	COMP1 Filter Register (COMP1_FILC)	430
16.7.7	COMP1 Filter Frequency Division Register (COMP1_FILP)	431
16.7.8	COMP2 Control Register (COMP2_CTRL)	431
16.7.9	COMP2 Filter Register (COMP2_FILC)	433
16.7.10	COMP2 Filter Frequency Division Register (COMP2_FILP)	434
16.7.11	COMP2 Output Select Register (COMP2_OSEL)	434
16.7.12	COMP3 Control Register (COMP3_CTRL)	435
16.7.13	COMP3 Filter Register (COMP3_FILC)	436
16.7.14	COMP Filter Frequency Division Register (COMP3_FILP)	437
16.7.15	COMP Reference Voltage Register (COMP_VREFSCL)	437
16.7.16	COMP Test Register(COMP_TEST)	438
16.7.17	COMP Interrupt Status Register (COMP_INTSTS)	438
17 I <sup>2</sup> C Interfac	re	440
17.1 Introdu	uction	440
17.2 Main F	eatures	440
17.3 Function	on Description	441
17.3.1	SDA And SCL Line Control	441
17.3.2	Software Communication Process	442
17.3.3	Error Conditions Description	452
17.3.4	DMA Application	453
17.3.5	Packet Error Check	454
17.3.6	Noise Filter	454
17.3.7	SMBus	455
17.4 Debug	Mode	457
17.5 Interru	ıpt Request	457



17.6 I <sup>2</sup> C Reg	gister	458
17.6.1	I2C Register Overview	458
17.6.2	Control Register 1 (I2C_CTRL1)	459
17.6.3	Control Register 2 (I2C_CTRL2)	461
17.6.4	Own Address Register 1 (I2C_OADDR1)	
17.6.5	Own Address Register 2 (I2C_OADDR2)	463
17.6.6	Data Register (I2C_DAT)	463
17.6.7	Status Register 1 (I2C_STS1)	464
17.6.8	Status Register 2 (I2C_STS2)	467
17.6.9	Clock Control Register (I2C_CLKCTRL)	468
17.6.10	Rise Time Register (I2C_TMRISE)	469
18 Universal S	Synchronous Asynchronous Receiver Transmitter (USART)	471
	uction	
	Features	
18.3 Functi	onal Block Diagram	474
18.4 Functi	on Description	
18.4.1	USART Frame Format	
18.4.2	Transmitter	
18.4.3	Receiver	
18.4.4	Fractional Baud Rate Caculation	
18.4.5	Receiver's Tolerance Clock Deviation	
18.4.6	Parity Control	
18.4.7	DMA Communication	
18.4.8	Hardware Flow Control	
18.4.9	Multiprocessor Communication	
18.4.10	Synchronous Mode	
18.4.11	Single-wire Half-Duplex Mode	
18.4.12	Serial IrDA Infrared Encoding/Decoding Mode	
18.4.13	LIN Mode	
18.4.14	Smartcard Mode (ISO7816)	
	upt Request	
	Support	
18.7 USART	「Register	
18.7.1	USART Register Overview	
18.7.2	USART Status Register (USART_STS)	
18.7.3	USART Data Register (USART_DAT)	
18.7.4	USART Baud Rate Register (USART_BRCF)	
18.7.5	USART Control Register 1 Register (USART_CTRL1)	
18.7.6	USART Control Register 2 Register (USART_CTRL2)	
18.7.7	USART Control Register 3 Register (USART_CTRL3)	
18.7.8	USART Guard Time And Prescaler Register (USART_GTP)	513
19 Serial Perir	nheral Interface/Inter-IC Sound (SPI/ I <sup>2</sup> S)	514



19.2 SPI And I'S Main Features	19.1 SPI/ I <sup>2</sup>	S Introduction	514
19.2.2	19.2 SPI An	nd I <sup>2</sup> S Main Features	514
19.3.SPI Function Description	19.2.1	SPI Features	514
19.3.1       General Description       516         19.3.2       SPI Operating Mode       519         19.3.3       Status Flag       525         19.3.5       SPI Communication Using DMA       527         19.3.6       CRC Calculation       528         19.3.7       Error Flag       528         19.3.8       SPI Interrupt       529         19.4.1° Function Description       530         19.4.1° Supported Audio Protocols       531         19.4.2       Clock Generator       537         19.4.3       PS Transmission And Reception Sequence       539         19.4.4       Status Flag       541         19.4.5       Error Flag       542         19.4.6       PS Interrupt       542         19.5.7       DMA Function       542         19.5.8       PS Pegister Overview       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register (SPI_CTRL1) (Not Used In I <sup>2</sup> S Mode)       543         19.5.3       SPI Control Register (SPI_CTRL2)       545         19.5.4       SPI Data Register (SPI_CTRL2)       545         19.5.5       SPI Data Register (SPI_CTRL2)       546         19.	19.2.2	I <sup>2</sup> S Features	515
19.3.2 SPI Operating Mode	19.3 SPI Fu	nction Description	516
19.3.3 Status Flag	19.3.1	General Description	516
19.3.4       Disabling SPI       526         19.3.5       SPI Communication Using DMA       527         19.3.6       CRC Calculation       528         19.3.7       Error Flag       528         19.3.8       SPI Interrupt       529         19.4.1°S Function Description       530         19.4.1       Supported Audio Protocols       531         19.4.2       Clock Generator       537         19.4.3       1°S Transmission And Reception Sequence       539         19.4.4       Status Flag       541         19.4.5       Error Flag       542         19.4.6       1°S Interrupt       542         19.5.7       PAN A Function       542         19.5.8       PAN A Function       542         19.5.9       PAN A Function       543         19.5.1       SPI Register Description       543         19.5.2       SPI Control Register (SPI_CTRL1) (Not Used In I²S Mode)       543         19.5.3       SPI Control Register (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_CTRL2)       546         19.5.5       SPI Data Register (SPI_CTRL2)       547         19.5.6       SPI CRC Polynomial Register (SPI_CTRL2)       548 <td>19.3.2</td> <td>SPI Operating Mode</td> <td>519</td>	19.3.2	SPI Operating Mode	519
19.3.5       SPI Communication Using DMA       527         19.3.6       CRC Calculation       528         19.3.7       Error Flag       528         19.3.8       SPI Interrupt       529         19.4 IPS Function Description       530         19.4.1       Supported Audio Protocols       531         19.4.2       Clock Generator       537         19.4.3       IPS Transmission And Reception Sequence       539         19.4.4       Status Flag       541         19.4.5       Error Flag       542         19.4.7       DMA Function       542         19.5 SPI And IPS Register Description       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register 1 (SPI_CTRL1) (Not Used In IPS Mode)       543         19.5.3       SPI Control Register 1 (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_DAT)       546         19.5.5       SPI Data Register (SPI_CTRL2)       548         19.5.6       SPI CRC Polynomial Register (SPI_CRCPDLY) (Not Used In IPS Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In IPS Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCRDAT) (Not Used In IPS Mode) <td>19.3.3</td> <td>Status Flag</td> <td> 525</td>	19.3.3	Status Flag	525
19.3.6       CRC Calculation       528         19.3.7       Error Flag       528         19.3.8       SPI Interrupt       529         19.4 I S Function Description       530         19.4.1       Supported Audio Protocols       531         19.4.2       Clock Generator       533         19.4.3       I'S Transmission And Reception Sequence       539         19.4.4       Status Flag       541         19.4.5       Error Flag       542         19.4.6       I'S Interrupt       542         19.5 SPI And I'S Register Description       543         19.5 SPI And I'S Register Description       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register I (SPI_CTRL1) (Not Used In I'S Mode)       543         19.5.3       SPI Control Register (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_CTRL2)       545         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I'S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCRDAT) (Not Used In I'S Mode)       548         19.5.9       SPI_I'S Configuration Register (SPI_CRCPOLY)       549	19.3.4	Disabling SPI	526
19.3.7       Error Flag       528         19.3.8       SPI Interrupt       529         19.4   S Function Description       530         19.4.1       Supported Audio Protocols       531         19.4.2       Clock Generator       537         19.4.3       P'S Transmission And Reception Sequence       538         19.4.4       Status Flag       541         19.4.5       Error Flag       542         19.4.6       P'S Interrupt       542         19.4.7       DMA Function       542         19.5.9 I And I'S Register Description       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register I (SPI_CTRL1) (Not Used In I'S Mode)       543         19.5.3       SPI Control Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_CTRL2)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I'S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I'S Mode)       548         19.5.9       SPI_P'S Configuration Register (SPI_CRCRDAT)       549         19.5.9       SPI_P'S Prescaler Register (SPI_CRCRDAT)	19.3.5	SPI Communication Using DMA	527
19.3.8       SPI Interrupt       529         19.4.1'S Function Description       530         19.4.1       Supported Audio Protocols       531         19.4.2       Clock Generator       537         19.4.3       I'S Transmission And Reception Sequence       539         19.4.4       Status Flag       541         19.4.5       Error Flag       542         19.4.7       DMA Function       542         19.5 SPI And I'S Register Description       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register 1 (SPI_CTRL1) (Not Used In I'S Mode)       543         19.5.3       SPI Control Register 2 (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I'S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I'S Mode)       548         19.5.9       SPI_I'S Configuration Register (SPI_IZSCFG)       549         19.5.10       SPI_I'S Configuration Register (SPI_IZSCFG)       549         19.5.10       SPI_I'S Configuration Register (SPI_IZSCFG)       549         19.5.	19.3.6	CRC Calculation	528
19.4 I?S Function Description       530         19.4.1 Supported Audio Protocols       531         19.4.2 Clock Generator       537         19.4.3 I?S Transmission And Reception Sequence       539         19.4.4 Status Flag       541         19.4.5 Error Flag       542         19.4.6 I?S Interrupt       542         19.4.7 DIMA Function       542         19.5 SPI And I?S Register Description       543         19.5.1 SPI Register Overview       543         19.5.2 SPI Control Register 1 (SPI_CTRL1) (Not Used In I?S Mode)       543         19.5.3 SPI Control Register 2 (SPI_CTRL2)       545         19.5.4 SPI Status Register (SPI_STS)       546         19.5.5 SPI Data Register (SPI_ATT)       547         19.5.6 SPI CRC Polynomial Register (SPI_CTRLD) (Not Used In I?S Mode)       548         19.5.7 SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I?S Mode)       548         19.5.8 SPI TX CRC Register (SPI_CRCRDAT)       549         19.5.9 SPI_I?S Onfiguration Register (SPI_LESCFG)       549         19.5.10 SPI_I?S Prescaler Register (SPI_LESCFG)       549         19.5.10 SPI_I?S Onfiguration Register (SPI_LESCFG)       552         20.1 Introduction       552         20.1 RTC Block Diagram       554         20.2 RTC Function Descript	19.3.7	Error Flag	528
19.4.1       Supported Audio Protocols.       531         19.4.2       Clock Generator       537         19.4.3       P'S Transmission And Reception Sequence       539         19.4.4       Status Flag       541         19.4.5       Error Flag       542         19.4.6       P'S Interrupt       542         19.4.7       DMA Function       542         19.5.1       SPI Register Description.       543         19.5.2       SPI Control Register I (SPI_CTRL1) (Not Used In I <sup>2</sup> S Mode)       543         19.5.3       SPI Control Register (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_CTRL2)       545         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCRDAT) (Not Used In I <sup>2</sup> S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I <sup>2</sup> S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCRDAT) (Not Used In I <sup>2</sup> S Mode)       548         19.5.9       SPI PS Configuration Register (SPI_2SCFG)       549         19.5.10       SPI_I PS Configuration Register (SPI_2SCFG)       549         19.5.10       SPI_I'S Prescaler Register (SPI_2SPREDIV)       551         20 Real-time Clock (RTC) <t< td=""><td>19.3.8</td><td>SPI Interrupt</td><td>529</td></t<>	19.3.8	SPI Interrupt	529
19.4.2       Clock Generator       537         19.4.3       I²S Transmission And Reception Sequence       539         19.4.4       Status Flag       541         19.4.5       Error Flag       542         19.4.6       I²S Interrupt       542         19.4.7       DMA Function       542         19.5 SPI And I²S Register Description       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register 1 (SPI_CTRL1) (Not Used In I²S Mode)       543         19.5.3       SPI Control Register 2 (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I²S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I²S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9       SPI_I²S Configuration Register (SPI_ISSCFG)       549         19.5.10       SPI_I²S Prescaler Register (SPI_ISSPEDIV)       551         20.2 RTC Function Description       552         20.2.1       RTC Block Diagram       554         20.2.1       RTC	19.4 l²S Fui	nction Description	530
19.4.3       I'S Transmission And Reception Sequence       539         19.4.4       Status Flag       541         19.4.5       Error Flag       542         19.4.6       I'S Interrupt       542         19.4.7       DMA Function       542         19.5 SPI And I'S Register Description       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register 1 (SPI_CTRL1) (Not Used In I'S Mode)       543         19.5.3       SPI Control Register 2 (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I'S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I'S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9       SPI_I'S Configuration Register (SPI_ISPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.2 RTC Function Description       553         20.2 RTC Function Description       554         20.2.1       RTC Block Diagram       555         2	19.4.1	Supported Audio Protocols	531
19.4.4       Status Flag       541         19.4.5       Error Flag       542         19.4.6       I'S Interrupt       542         19.4.7       DMA Function       542         19.5 SPI And I'S Register Description       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register 1 (SPI_CTRL1) (Not Used In I'S Mode)       543         19.5.3       SPI Control Register (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I'S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I'S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCDDAT)       549         19.5.9       SPI_I'S Configuration Register (SPI_ISSREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.1 Main Feature       553         20.2 RTC Function Description       554         20.2 RTC Function Description       554         20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       <	19.4.2	Clock Generator	537
19.4.5       Error Flag       542         19.4.6       I'S Interrupt       542         19.4.7       DMA Function       542         19.5 SPI And I'S Register Description       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register 1 (SPI_CTRL1) (Not Used In I'S Mode)       543         19.5.3       SPI Control Register 2 (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_DAT)       546         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I'S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I'S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9       SPI_I'S Configuration Register (SPI_ISSCFG)       549         19.5.10       SPI_I'S Prescaler Register (SPI_ISSPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       555         20.2.3       RTC Register Write Protection       555         20.2.4       RTC Clock And Prescaler <t< td=""><td>19.4.3</td><td>I<sup>2</sup>S Transmission And Reception Sequence</td><td> 539</td></t<>	19.4.3	I <sup>2</sup> S Transmission And Reception Sequence	539
19.4.6       IPS Interrupt       542         19.4.7       DMA Function       542         19.5 SPI And IPS Register Description       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register 1 (SPI_CTRL1) (Not Used In IPS Mode)       543         19.5.3       SPI Control Register 2 (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCCPOLY) (Not Used In IPS Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In IPS Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9       SPI_IPS Configuration Register (SPI_IZSCFG)       549         19.5.10       SPI_IPS Prescaler Register (SPI_IZSPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.2 RTC Function Description       554         20.2 RTC Function Description       554         20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       555         20.2.3       RTC Register Write Protection       555 <td>19.4.4</td> <td>Status Flag</td> <td>541</td>	19.4.4	Status Flag	541
19.4.7       DMA Function       542         19.5 SPI And I <sup>2</sup> S Register Description       543         19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register 1 (SPI_CTRL1) (Not Used In I <sup>2</sup> S Mode)       543         19.5.3       SPI Control Register 2 (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I <sup>2</sup> S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I <sup>2</sup> S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9       SPI_I <sup>2</sup> S Configuration Register (SPI_IZSCFG)       549         19.5.10       SPI_I <sup>2</sup> S Prescaler Register (SPI_IZSPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.1 RTC Function Description       554         20.2 RTC Function Description       554         20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       555         20.2.3       RTC Register Write Protection       555         20.2.4       RTC Clock And Prescaler	19.4.5	Error Flag	542
19.5 SPI And I2S Register Description       543         19.5.1 SPI Register Overview       543         19.5.2 SPI Control Register 1 (SPI_CTRL1) (Not Used In I2S Mode)       543         19.5.3 SPI Control Register 2 (SPI_CTRL2)       545         19.5.4 SPI Status Register (SPI_STS)       546         19.5.5 SPI Data Register (SPI_DAT)       547         19.5.6 SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I2S Mode)       548         19.5.7 SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I2S Mode)       548         19.5.8 SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9 SPI_I2S Configuration Register (SPI_IZSCFG)       549         19.5.10 SPI_I2S Prescaler Register (SPI_IZSPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.2 RTC Function Description       554         20.2.1 RTC Block Diagram       554         20.2.2 Gpios Of RTC       555         20.2.3 RTC Register Write Protection       555         20.2.4 RTC Clock And Prescaler       555         20.2.5 RTC Calendar       555         20.2.5 RTC Calendar       555	19.4.6	I <sup>2</sup> S Interrupt	542
19.5.1       SPI Register Overview       543         19.5.2       SPI Control Register 1 (SPI_CTRL1) (Not Used In I²S Mode)       543         19.5.3       SPI Control Register 2 (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I²S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I²S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9       SPI_I²S Configuration Register (SPI_IZSCFG)       549         19.5.10       SPI_I²S Prescaler Register (SPI_IZSPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.2.1 RTC Function Description       554         20.2.1 RTC Block Diagram       554         20.2.2 Gpios Of RTC       555         20.2.3 RTC Register Write Protection       555         20.2.4 RTC Clock And Prescaler       555         20.2.5 RTC Calendar       555	19.4.7	DMA Function	542
19.5.2       SPI Control Register 1 (SPI_CTRL1) (Not Used In I²S Mode)       543         19.5.3       SPI Control Register 2 (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I²S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I²S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9       SPI_I²S Configuration Register (SPI_IZSCFG)       549         19.5.10       SPI_I²S Prescaler Register (SPI_IZSPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.2 RTC Function Description       554         20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       555         20.2.3       RTC Register Write Protection       555         20.2.4       RTC Clock And Prescaler       555         20.2.5       RTC Calendar       556	19.5 SPI An	nd I <sup>2</sup> S Register Description	543
19.5.3       SPI Control Register 2 (SPI_CTRL2)       545         19.5.4       SPI Status Register (SPI_STS)       546         19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I²S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I²S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9       SPI_I²S Configuration Register (SPI_I2SCFG)       549         19.5.10       SPI_I²S Prescaler Register (SPI_I2SPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.1 Main Feature       553         20.2 RTC Function Description       554         20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       555         20.2.3       RTC Register Write Protection       555         20.2.4       RTC Clock And Prescaler       555         20.2.5       RTC Calendar       556	19.5.1	SPI Register Overview	543
19.5.4       SPI Status Register (SPI_STS)	19.5.2	SPI Control Register 1 (SPI_CTRL1) (Not Used In I <sup>2</sup> S Mode)	543
19.5.5       SPI Data Register (SPI_DAT)       547         19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I²S Mode)       548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I²S Mode)       548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9       SPI_I²S Configuration Register (SPI_I2SCFG)       549         19.5.10       SPI_I²S Prescaler Register (SPI_I2SPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.1 Main Feature       553         20.2 RTC Function Description       554         20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       555         20.2.3       RTC Register Write Protection       555         20.2.4       RTC Clock And Prescaler       555         20.2.5       RTC Calendar       556	19.5.3	SPI Control Register 2 (SPI_CTRL2)	545
19.5.6       SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I²S Mode).       .548         19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I²S Mode).       .548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       .549         19.5.9       SPI_I²S Configuration Register (SPI_I2SCFG)       .549         19.5.10       SPI_I²S Prescaler Register (SPI_I2SPREDIV)       .551         20 Real-time Clock (RTC)       .552         20.1 Introduction       .552         20.1.1       Main Feature       .553         20.2 RTC Function Description       .554         20.2.1       RTC Block Diagram       .554         20.2.2       Gpios Of RTC       .555         20.2.3       RTC Register Write Protection       .555         20.2.4       RTC Clock And Prescaler       .555         20.2.5       RTC Calendar       .556	19.5.4	SPI Status Register (SPI_STS)	546
19.5.7       SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I²S Mode)       .548         19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       .549         19.5.9       SPI_I²S Configuration Register (SPI_I2SCFG)       .549         19.5.10       SPI_I²S Prescaler Register (SPI_I2SPREDIV)       .551         20 Real-time Clock (RTC)       .552         20.1 Introduction       .552         20.1.1       Main Feature       .553         20.2 RTC Function Description       .554         20.2.1       RTC Block Diagram       .554         20.2.2       Gpios Of RTC       .555         20.2.3       RTC Register Write Protection       .555         20.2.4       RTC Clock And Prescaler       .555         20.2.5       RTC Calendar       .556	19.5.5	SPI Data Register (SPI_DAT)	547
19.5.8       SPI TX CRC Register (SPI_CRCTDAT)       549         19.5.9       SPI_I²S Configuration Register (SPI_I2SCFG)       549         19.5.10       SPI_I²S Prescaler Register (SPI_I2SPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.1.1       Main Feature       553         20.2 RTC Function Description       554         20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       555         20.2.3       RTC Register Write Protection       555         20.2.4       RTC Clock And Prescaler       555         20.2.5       RTC Calendar       556	19.5.6	SPI CRC Polynomial Register (SPI_CRCPOLY) (Not Used In I <sup>2</sup> S Mode)	548
19.5.9       SPI_I <sup>2</sup> S Configuration Register (SPI_I2SCFG)       549         19.5.10       SPI_I <sup>2</sup> S Prescaler Register (SPI_I2SPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.1.1       Main Feature       553         20.2 RTC Function Description       554         20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       555         20.2.3       RTC Register Write Protection       555         20.2.4       RTC Clock And Prescaler       555         20.2.5       RTC Calendar       556	19.5.7	SPI RX CRC Register (SPI_CRCRDAT) (Not Used In I <sup>2</sup> S Mode)	548
19.5.10       SPI_I²S Prescaler Register (SPI_I2SPREDIV)       551         20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.1.1       Main Feature       553         20.2 RTC Function Description       554         20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       555         20.2.3       RTC Register Write Protection       555         20.2.4       RTC Clock And Prescaler       555         20.2.5       RTC Calendar       556	19.5.8	SPI TX CRC Register (SPI_CRCTDAT)	549
20 Real-time Clock (RTC)       552         20.1 Introduction       552         20.1.1 Main Feature       553         20.2 RTC Function Description       554         20.2.1 RTC Block Diagram       554         20.2.2 Gpios Of RTC       555         20.2.3 RTC Register Write Protection       555         20.2.4 RTC Clock And Prescaler       555         20.2.5 RTC Calendar       556	19.5.9	SPI_ I <sup>2</sup> S Configuration Register(SPI_I2SCFG )	549
20.1 Introduction       552         20.1.1 Main Feature       553         20.2 RTC Function Description       554         20.2.1 RTC Block Diagram       554         20.2.2 Gpios Of RTC       555         20.2.3 RTC Register Write Protection       555         20.2.4 RTC Clock And Prescaler       555         20.2.5 RTC Calendar       556	19.5.10	SPI_I <sup>2</sup> S Prescaler Register (SPI_I2SPREDIV)	551
20.1.1 Main Feature       553         20.2 RTC Function Description       554         20.2.1 RTC Block Diagram       554         20.2.2 Gpios Of RTC       555         20.2.3 RTC Register Write Protection       555         20.2.4 RTC Clock And Prescaler       555         20.2.5 RTC Calendar       556	20 Real-time	Clock (RTC)	552
20.2 RTC Function Description       554         20.2.1 RTC Block Diagram       554         20.2.2 Gpios Of RTC       555         20.2.3 RTC Register Write Protection       555         20.2.4 RTC Clock And Prescaler       555         20.2.5 RTC Calendar       556	20.1 Introd	luction	552
20.2.1       RTC Block Diagram       554         20.2.2       Gpios Of RTC       555         20.2.3       RTC Register Write Protection       555         20.2.4       RTC Clock And Prescaler       555         20.2.5       RTC Calendar       556	20.1.1	Main Feature	553
20.2.2Gpios Of RTC55520.2.3RTC Register Write Protection55520.2.4RTC Clock And Prescaler55520.2.5RTC Calendar556	20.2 RTC Ft	unction Description	554
20.2.3 RTC Register Write Protection	20.2.1	RTC Block Diagram	554
20.2.4 RTC Clock And Prescaler	20.2.2	Gpios Of RTC	555
20.2.4 RTC Clock And Prescaler	20.2.3		
20.2.5 RTC Calendar	20.2.4	-	
	20.2.5		
20.2.6 Calendar Initialization And Configuration556	20.2.6	Calendar Initialization And Configuration	556
20.2.7 Calendar Reading557	20.2.7		



20.2.8	Calibration Clock Output	557
20.2.9	Programmable Alarms	558
20.2.10	Alarm Configuration	558
20.2.11	Alarm Output	558
20.2.12	Periodic Automatic Wakeup	558
20.2.13	Wakeup Timer Configuration	559
20.2.14	Timestamp Function	559
20.2.15	Tamper Detection	560
20.2.16	Daylight Saving Time Configuration	560
20.2.17	RTC Sub-second Register Shift	560
20.2.18	RTC Digital Clock Precision Calibration	561
20.2.19	RTC Low Power Mode	562
20.3 Rtc Re	egisters	562
20.3.1	RTC Register Overview	562
20.3.2	Rtc Calendar Time Register (Rtc_Tsh)	564
20.3.3	Rtc Calendar Date Register (Rtc_Date)	564
20.3.4	Rtc Control Register (Rtc_Ctrl)	565
20.3.5	Rtc Initial Status Register (Rtc_Initsts)	567
20.3.6	Rtc Prescaler Register (Rtc_Pre)	569
20.3.7	Rtc Wakeup Timer Register (Rtc_Wkupt)	570
20.3.8	Rtc Alarm A Register (Rtc_Alarma)	570
20.3.9	Rtc Alarm B Register (Rtc_ Alarmb)	571
20.3.10	RTC Write Protection Register (RTC_WRP)	572
20.3.11	RTC Sub-second Register (RTC_SUBS)	573
20.3.12	Rtc Shift Control Register (Rtc_ Sctrl)	573
20.3.13	Rtc Timestamp Time Register (Rtc_Tst)	574
20.3.14	Rtc Timestamp Date Register (Rtc_Tsd)	574
20.3.15	RTC Timestamp Sub-second Register (RTC_TSSS)	575
20.3.16	Rtc Calibration Register (Rtc_Calib)	575
20.3.17	Rtc Tamper Configuration Register(Rtc_ Tmpcfg )	576
20.3.18	RTC Alarm A Sub-second Register (RTC_ ALRMASS)	579
20.3.19	RTC Alarm B Sub-second Register (RTC_ ALRMBSS)	579
20.3.20	Rtc Option Register (RTC_OPT)	580
20.3.21	RTC Backup Registers (RTC_ BKP(1~20))	581
21 Beeper		582
-	luction	
	ion Description	
21.2.1	Main Features	
21.2.2	Setup Frequency For Pre-scale Ratio Of Beeper	
21.2.3	Bypass Clock	
21.2.4	Output Duty Cycle	
	er Registers	
21.3.1	Beeper Register Overview	
	,	



21.3.2	Beeper Control Register (Beeper_Ctrl)	583
22 Debug Su	pport (DBG)	585
22.1 Over	view	585
22.2 JTAG/	/SW Function	586
22.2.1	Switching JTAG/SW Interface	586
22.2.2	Pin Assignment	586
22.3 MCU	Debug Function	587
22.3.1	Low Power Mode Support	587
22.3.2	Peripheral Debug Support	587
22.4 DBG I	Registers	588
22.4.1	DBG Register Overview	588
22.4.2	ID Register (DBG_ID)	588
22.4.3	Debug Control Register (DBG_CTRL)	589
23 Unique Do	evice Serial Number (UID)	591
23.1 Introd	duction	591
23.2 UID R	Register	591
23.3 UCID	Register	591
24 Version H	listory	592
25 Disclaime	er	593



### **List of Table**

Table 2-1 List of peripheral register addresses	
Table 2-2 List of boot mode	
Table 2-3 Flash bus address list	
Table 2-4 Option byte list	38
Table 2-5 Read protection configuration list	40
Table 2-6 Flash read-write-erase <sup>(1)</sup> permission control table	41
Table 2-7 FLASH register overview	47
Table 3-1 Power modes	59
Table 3-2 Modules running status	60
Table 3-3 PWR register overview	64
Table 4-1 RCC register overview	78
Table 5-1 I/O port configuration table	103
Table 5-2 I/O List of functional features of the pin	104
Table 5-3 special pins after reset	108
Table 5-4 Debug interface signal	111
Table 5-5 Debug port image	111
Table 5-6 ADC external trigger injected conversion alternate function remapping	112
Table 5-7 ADC external trigger regular conversion alternate function remapping	112
Table 5-8 TIM1 alternate function remapping	112
Table 5-9 TIM2 alternate function remapping	113
Table 5-10 TIM3 alternate function remapping	113
Table 5-11 TIM4 alternate function remapping	113
Table 5-12 TIM5 alternate function remapping	112
Table 5-13 TIM8 alternate function remapping	114
Table 5-14 LPTIM alternate function remapping	115
Table 5-15 USART1 alternate function remapping	115
Table 5-16 USART2 alternate function remapping	116
Table 5-17 UART3 alternate function remapping	116
Table 5-18 UART4 alternate function remapping	116
Table 5-19 I2C1 alternate function remapping	117



Table 5-20 I2C2 alternate function remapping	117
Table 5-21 SPI1/I2S1 alternate function remapping	118
Table 5-22 SPI2/I2S2 alternate function remapping	118
Table 5-23 COMP1 alternate function remapping	119
Table 5-24 COMP2 alternate function remapping	119
Table 5-25 COMP3 alternate function remapping	119
Table 5-26 EVENTOUT alternate function remapping	119
Table 5-27 BEEPER alternate function remapping	119
Table 5-28 JTAG/SWD alternate function remapping	120
Table 5-29 TIMESTAMP alternate function remapping	120
Table 5-30 RTC_REFIN alternate function remapping	120
Table 5-31 MCO alternate function remapping	120
Table 5-32 ADC	120
Table 5-33 TIM1/TIM8	120
Table 5-34 TIM2/3/4/5	121
Table 5-35 LPTIM	121
Table 5-36 USART	121
Table 5-37 UART	121
Table 5-38 I2C	121
Table 5-39 SPI-I2S	122
Table 5-40 JTAG/SWD	122
Table 5-41 RTC	122
Table 5-42 COMP	122
Table 5-43 EVENT_OUT	122
Table 5-44 Other	122
Table 5-45 GPIOA register overview	123
Table 5-46 GPIOB register overview	125
Table 5-47 GPIOC register overview	127
Table 5-48 GPIOD register overview	128
Table 5-49 AFIO register overview	138
Table 6-1 Vector table	174



Table 6-2 EXTI register overview	181
Table 7-1 Programmable data width and endian operation (when PINC = MINC = 1)	187
Table 7-2 Flow control table	190
Table 7-3 DMA interrupt request	191
Table 7-4 DMA request mapping	191
Table 7-5 DMA register overview	194
Table 8-1 CRC register overview	204
Table 9-1 Counting direction versus encoder signals	248
Table 9-2 Register overview	252
Table 9-3 TIMx internal trigger connection	262
Table 9-4 Output control bits of complementary OCx and OCxN channels with break function	274
Table 10-1 Counting direction versus encoder signals	319
Table 10-2 Register overview	321
Table 10-3 TIMx internal trigger connection	327
Table 10-4 Output control bits of standard OCx channel	337
Table 11-1 Register overview	351
Table 12-1 Pre-scalar division ratios	358
Table 12-2 9 trigger inputs corresponding to LPTIM_CFG.TRGSEL[3:0] bits	359
Table 12-3 Encoder counting scenarios	366
Table 12-4 Interruption events	369
Table 12-5 LPTIM register overview	370
Table 13-1 IWDG counting maximum and minimum reset time	382
Table 13-2 IWDG register overview	382
Table 14-1 Maximum and minimum counting time of WWDG	388
Table 14-2 WWDG register overview	389
Table 15-1 ADC pins	392
Table 15-2 Analog watchdog channel selection	397
Table 15-3 Right-align data	401
Table 15-4 Left-aligne data	401
Table 15-5 ADC is used for external triggering of regular channels	402
Table 15-6 ADC is used for external triggering of injection channels	403



Table 15-7 ADC interrupt	405
Table 15-8 ADC register overview	406
Table 16-1 COMP register overview	426
Table 17-1 SDADFW/ SCLDFW recommended configuration	455
Table 17-2 Comparison between SMBus and I2C	455
Table 17-3 I <sup>2</sup> C interrupt request.	457
Table 17-4 I2C register overview	458
Table 18-1 Stop bit configuration	477
Table 18-2 Data sampling for noise detection	482
Table 18-3 Error calculation when setting baud rate	483
Table 18-4 when DIV_ Decimal = 0. Tolerance of USART receiver	484
Table 18-5 when DIV_ Decimal != 0, Tolerance of USART receiver	484
Table 18-6 Frame format	485
Table 18-7 USART interrupt request	502
Table 18-8 USART mode setting (1)	503
Table 18-9 USART register overview.	503
Table 19-1 SPI interrupt request	529
Table 19-2 Use the standard 8MHz HSE clock to get accurate audio frequency	539
Table 19-3 I <sup>2</sup> S interrupt request	542
Table 19-4 SPI register overview	543
Table 20-1 RTC feature support	553
Table 20-2 RTC register overview	562
Table 21-1 Max and Min frequency supported by beeper and corresponding configure	582
Table 21-2 Beeper register overview	583
Table 22-1 Debug port pin	586
Table 22-2 DBG register overview	588



# **List of Figure**

Figure 2-1 Bus architecture	27
Figure 2-2 Bus address map	29
Figure 3-1 Power supply block diagram	57
Figure 3-2 Power on reset/power down reset waveform	58
Figure 3-3 PVD threshold diagram	58
Figure 4-1 System reset generation	71
Figure 4-2 Clock Tree	73
Figure 4-3 HSE clock source	74
Figure 5-1 5V tolerant I/O structure	103
Figure 5-2 Alternate function mode	105
Figure 5-3 Input floating / pull-up / pull-down configuration mode.	106
Figure 5-4 Output mode	107
Figure 5-5 Analog input configuration with High Impedance	107
Figure 5-6 EXTI global interrupts	109
Figure 6-1 EXTI functional diagram	178
Figure 6-2 External interrupt GPIO mapping	180
Figure 7-1 DMA block diagram	186
Figure 8-1 CRC calculation unit block diagram	203
Figure 9-1 Block diagram of TIM1	209
Figure 9-2 Block diagram of TIM8	210
Figure 9-3 Counter timing diagram with prescaler division change from 1 to 4	211
Figure 9-4 Timing diagram of up-counting. The internal clock divider factor = 2/N	212
Figure 9-5 Timing diagram of the up-counting, update event when ARPEN=0/1	213
Figure 9-6 Timing diagram of the down-counting, internal clock divided factor = 2/N	214
Figure 9-7 Timing diagram of the Center-aligned, internal clock divided factor =2/N	215
Figure 9-8 A center-aligned sequence diagram that includes counter overflows and underflows (	
Figure 9-9 The output waveform corresponding to the asymmetric mode	
Figure 9-10 CCDATx(x=4,7,8,9), trigger ADC when DIR = 0	219
Figure 9-11 CCDATx( $x=4,7,8,9$ ), trigger ADC when DIR = 1	220



Figure 9-12 CCDATx( $x=4,7,8,9$ ), trigger ADC when DIR = 0 or DIR = 1	221
Figure 9-13 Repeat count sequence diagram in down-counting mode	222
Figure 9-14 Repeat count sequence diagram in up-counting mode	222
Figure 9-15 Repeat count sequence diagram in center-aligned mode	223
Figure 9-16 Control circuit in normal mode, internal clock divided by 1	224
Figure 9-17 TI2 external clock connection example	224
Figure 9-18 Control circuit in external clock mode 1	225
Figure 9-19 External trigger input block diagram	226
Figure 9-20 Control circuit in external clock mode 2	226
Figure 9-21 Capture/compare channel (example: channel 1 input stage)	227
Figure 9-22 Capture/compare channel 1 main circuit	228
Figure 9-23 Output part of channelx (x= 1,2,3,4 for TIM1; x= 1,2,3 for TIM8. Take channel 1 as example	) 229
Figure 9-24 Output part of channelx (for TIM8, x= 4)	229
Figure 9-25 PWM input mode timing	231
Figure 9-26 Output compare mode, toggle on OC1	233
Figure 9-27 Center-aligned PWM waveform (AR=8)	234
Figure 9-28 Edge-aligned PWM waveform (APR=8)	235
Figure 9-29 Example of One-pulse mode	236
Figure 9-30 Clearing the OCxREF of TIMx	238
Figure 9-31 Complementary output with dead-time insertion	239
Figure 9-32 Output behavior in response to a break	241
Figure 9-33 Slide filter	242
Figure 9-34 Control circuit in reset mode	243
Figure 9-35 Control circuit in Trigger mode	244
Figure 9-36 Control circuit in Gated mode	244
Figure 9-37 Control circuit in Trigger Mode + External Clock Mode2	246
Figure 9-38 6-step PWM generation, COM example (OSSR=1)	247
Figure 9-39 Example of counter operation in encoder interface mode	248
Figure 9-40 Encoder interface mode example with IC1FP1 polarity inverted	249
Figure 9-41 Example of Hall sensor interface	251
Figure 10-1 Block diagram of TIMx $(x = 2, 3, 4 \text{ and } 5)$	289



Figure 10-2 Counter timing diagram with prescaler division change from 1 to 4	290
Figure 10-3 Timing diagram of up-counting. The internal clock divider factor = 2/N	291
Figure 10-4 Timing diagram of the up-counting, update event when ARPEN=0/1	292
Figure 10-5 Timing diagram of the down-counting, internal clock divided factor = 2/N	293
Figure 10-6 Timing diagram of the Center-aligned, internal clock divided factor =2/N	294
Figure 10-7 A center-aligned sequence diagram that includes counter overflows and underflow	` '
Figure 10-8 Control circuit in normal mode, internal clock divided by 1	296
Figure 10-9 TI2 external clock connection example	297
Figure 10-10 Control circuit in external clock mode 1	298
Figure 10-11 External trigger input block diagram	298
Figure 10-12 Control circuit in external clock mode 2	299
Figure 10-13 Capture/compare channel (example: channel 1 input stage)	300
Figure 10-14 Capture/compare channel 1 main circuit.	301
Figure 10-15 Output part of channelx (x=1/2/3/4. Take channel 4 as example)	302
Figure 10-16 Slide filter	303
Figure 10-17 PWM input mode timing.	304
Figure 10-18 Output compare mode, toggle on OC1	306
Figure 10-19 Center-aligned PWM waveform (AR=8)	307
Figure 10-20 Edge-aligned PWM waveform (APR=8)	308
Figure 10-21 Example of One-pulse mode	309
Figure 10-22 Control circuit in reset mode	310
Figure 10-23 Control circuit in reset mode	311
Figure 10-24 Control circuit in Trigger mode.	312
Figure 10-25 Control circuit in Gated mode	313
Figure 10-26 Control circuit in Trigger Mode + External Clock Mode2	314
Figure 10-27 Block diagram of timer interconnection	315
Figure 10-28 TIM2 gated by OC1REF of TIM1	316
Figure 10-29 TIM2 gated by enable signal of TIM1	317
Figure 10-30 Trigger TIM2 with an update of TIM1	317
Figure 10-31 Triggers timers 1 and 2 using the TI1 input of TIM1	318
Figure 10-32 Example of counter operation in encoder interface mode	320



Figure 10-33 Encoder interface mode example with IC1FP1 polarity inverted	. 320
Figure 11-1 Block diagram of TIMx (x = 6)	. 347
Figure 11-2 Counter timing diagram with prescaler division change from 1 to 4	. 348
Figure 11-3 Timing diagram of up-counting. The internal clock divider factor = 2/N	. 349
Figure 11-4 Timing diagram of the up-counting, update event when ARPEN=0/1	. 350
Figure 11-5 Control circuit in normal mode, internal clock divided by 1	. 351
Figure 12-1 LPTIM Diagram	. 357
Figure 12-2 Glitch filter timing diagram	. 359
Figure 12-3 LPTIM output waveform, Continuous counting mode configuration	. 361
Figure 12-4 PTIM output waveform, single counting mode configuration	. 362
Figure 12-5 LPTIM output waveform, Single counting mode configuration and Set-once mode activated	. 362
Figure 12-6 Waveform generation	. 364
Figure 12-7 Encoder mode counting sequence	. 367
Figure 12-8 Input waveforms of Input1 and Input2 when the decoder module is working normally	. 368
Figure 12-9 Input1 and Input2 input waveforms when decoder module is not working	. 368
Figure 13-1 Functional block diagram of the independent watchdog module	. 380
Figure 14-1 Watchdog block diagram	. 386
Figure 14-2 Refresh window and interrupt timing of WWDG	. 387
Figure 15-1 Block diagram of a single ADC	. 392
Figure 15-2 ADC clock	. 394
Figure 15-3 ADC channels and Pin connections	. 395
Figure 15-4 Timing diagram	. 397
Figure 15-5 Injection conversion delay	. 399
Figure 15-6 Calibration sequence diagram	. 400
Figure 15-7 Temperature sensor and VREFINT Diagram of the channel	. 404
Figure 16-1 Comparator Controller Functional Diagram	. 422
Figure 17-1 Functional block diagram of I <sup>2</sup> C	. 443
Figure 17-2 I2C bus protocol	. 443
Figure 17-3 Transfer sequence diagram slave transmitter	. 446
Figure 17-4 Transfer sequence diagram of slave receiver	. 447
Figure 17-5 Master transmitter transmission sequence diagram	. 449



Figure 17-6 Master receiver transmission sequence diagram	451
Figure 18-1 USART block diagram	474
Figure 18-2 word length = 8 setting	476
Figure 18-3 word length = 9 setting	476
Figure 18-4 configuration stop bit	477
Figure 18-5 TXC/TXDE changes during transmission	479
Figure 18-6 Start bit detection	480
Figure 18-7 Transmission using DMA	487
Figure 18-8 Reception using DMA	488
Figure 18-9 hardware flow control between two USART	488
Figure 18-10 RTS flow control	489
Figure 18-11 CTS flow controls	490
Figure 18-12 Mute mode using idle line detection	491
Figure 18-13 Mute mode detected using address mark	492
Figure 18-14 USART synchronous transmission example	493
Figure 18-15 USART data clock timing example (WL=0)	494
Figure 18-16 USART data clock timing example (WL=1)	495
Figure 18-17 RX data sampling / holding time	495
Figure 18-18 IrDASIRENDEC-Block diagram	497
Figure 18-19 IrDA data Modulation (3/16)-normal mode	497
Figure 18-20 Break detection in LIN mode (11-bit break length-the LINBDL bit is set)	499
Figure 18-21 Break detection and framing error detection in LIN mode	500
Figure 18-22 ISO7816-3 Asynchronous Protocol	501
Figure 18-23 Use 1.5 stop bits to detect parity errors	502
Figure 19-1 SPI block diagram	516
Figure 19-2 Selective management of hardware/software	517
Figure 19-3 Master and slave applications	518
Figure 19-4 Data clock timing diagram	519
Figure 19-5 Schematic diagram of the change of TE/RNE/BUSY when the host is continuously tr full duplex mode	_
Figure 19-6 Schematic diagram of TE/BUSY change when the host transmits continuously in commode	



Figure 19-7 Schematic diagram of RNE change when continuous transmission occurs in receive (BIDIRMODE=0 and RONLY=1)	-
Figure 19-8 Schematic diagram of the change of TE/RNE/BUSY when the slave is continuously full duplex mode	•
Figure 19-9 Schematic diagram of TE/BUSY change during continuous transmission in slave transmit-only mode	
Figure 19-10 Schematic diagram of TE/BUSY change when BIDIRMODE = 0 and RONLY = 0 a discontinuously.	
Figure 19-11 Transmission using DMA	527
Figure 19-12 Reception using DMA	528
Figure 19-13 I <sup>2</sup> S block diagram	530
Figure 19-14 I <sup>2</sup> S Philips protocol waveform (16/32-bit full precision, CLKPOL = 0)	532
Figure 19-15 I <sup>2</sup> S Philips protocol standard waveform (24-bit frame, CLKPOL = 0)	532
Figure 19-16 I <sup>2</sup> S Philips protocol standard waveform (16-bit extended to 32-bit packet frame, 6	· · · · · · · · · · · · · · · · · · ·
Figure 19-17 The MSB is aligned with 16-bit or 32-bit full precision, CLKPOL = 0	534
Figure 19-18 MSB aligns 24-bit data, CLKPOL = 0	534
Figure 19-19 MSB-aligned 16-bit data is extended to 32-bit packet frame, CLKPOL = 0	535
Figure 19-20 LSB alignment 16-bit or 32-bit full precision, CLKPOL = 0	535
Figure 19-21 LSB aligns 24-bit data, CLKPOL = 0	536
Figure 19-22 LSB aligned 16-bit data is extended to 32-bit packet frame, CLKPOL = 0	536
Figure 19-23 PCM standard waveform (16 bits)	537
Figure 19-24 PCM standard waveform (16-bit extended to 32-bit packet frame)	537
Figure 19-25 I <sup>2</sup> S clock generator structure	538
Figure 19-26 Audio sampling frequency definition	538
Figure 20-1 RTC Block Diagram	554
Figure 22-1 N32G401 level and Cortex®-M4 level debugging block diagram	585



### 1 Abbreviations

### 1.1 List Of Abbreviations For Registers

The following abbreviations are used in register descriptions:

read/write(rw)	Software can read and write these bits.		
read-only(r)	Software can only read these bits.		
write-only(w)	Software can only write this bit, and reading this bit will return the reset		
	value.		
read/clear(rc_w1)	Software can read this bit or clear it by writing' 1', and writing' 0' has no		
	effect on this bit.		
read/clear(rc_w0)	Software can read this bit or clear it by writing' 0', and writing' 1' has no		
	effect on this bit.		
read/clear by read(rc_r)	Software can read this bit. Reading this bit will automatically clear it to' 0'.		
	Writing' 0' has no effect on this bit.		
read/set(rs)	Software can read or set this bit. Writing' 0' has no effect on this bit.		
read-only write trigger(rt_w)	Software can read this bit and write' 0' or' 1' to trigger an event, but it has no		
	effect on this bit value.		
toggle(t)	Software can only flip this bit by writing' 1', and writing' 0' has no effect on		
	this bit.		
Reserved(Res.)	Reserved bit, must be kept at reset value.		

### 1.2 Available Peripherals

For all models of N32G401 microcontroller series, the existence and number of a peripheral, please refer to the data sheet of the corresponding model.

### 2 Memory and Bus Architecture

### 2.1 System Architecture



### 2.1.1 Bus Architecture




Figure 2-1 Bus Architecture

- ICode bus: This bus connect the ICode bus of Cortex®-M4F core with the Flash instruction interface. Instruction prefetching is completed on this bus.
- DCode bus: This bus connects the DCode bus of Cortex®-M4F core with the data interface of Flash memory (constant loading and debugging access).
- SBus: This bus connects the SBus bus (peripheral bus) of Cortex®-M4F core to the bus matrix, which



coordinates the access between the core and DMA.


- CRC doesn't have DMA hardware handshake, but it has designed matrix interconnection, which supports DMA transmission by software triggering.
- The system consists of two AHB2APB Bridges, i.e. AHB2APB1 and AHB2APB2. APB1 contains 15 APB peripherals and the maximum speed of PCLK is 32MHz. APB2 contains 10 APB peripherals with a maximum PCLK speed equal to 64MHz.

### 2.1.2 Bus Address Mapping

The address mapping includes all AHB and APB peripherals: AHB peripherals, APB1 peripherals, APB2 peripherals, Flash, SRAM, System Memory, etc. The address space of SRAM is located in the bit-band region of SRAM, allowing atomic accesses through the bit-band Alias to performed read-modify-write operations on the target bits of the bit-band region. The address spaces of all APB and AHB peripherals are located in the bit-band region of the peripherals. Automic accesses can be made through the bit-band Alias to perform read-modify-write operations on the target bits of the bit-band region. The specific mapping is as follows:



Figure 2-2 Bus Address Map





**Table 2-1 List of Peripheral Register Addresses** 

Address Range	Peripherals	Bus
0x4002_6000 - 0x5FFF_FFFF	Reserved	
0x4002_5000 - 0x4002_5FFF	Reserved	
0x4002_4C00 - 0x4002_4FFF	MMU	
0x4002_4800 - 0x4002_4BFF	Reserved	
0x4002_4400 - 0x4002_47FF	Reserved	
0x4002_4000 - 0x4002_43FF	GPIOD	
0x4002_3C00 - 0x4002_3FFF	GPIOC	
0x4002_3800 - 0x4002_3BFF	GPIOB	
0x4002_3400 - 0x4002_37FF	GPIOA	
0x4002_3000 - 0x4002_33FF	CRC	
0x4002_2400 - 0x4002_2FFF	Reserved	
0x4002_2000 - 0x4002_23FF	FLASH	AHB
0x4002_1C00 - 0x4002_1FFF	Reserved	
0x4002_1800 - 0x4002_1BFF	Reserved	
0x4002_1400 - 0x4002_1FFF	Reserved	
0x4002_1000 - 0x4002_13FF	RCC	
0x4002_0C00 - 0x4002_0FFF	Reserved	
0x4002_0800 - 0x4002_0BFF	ADC	
0x4002_0400 - 0x4002_07FF	Reserved	
0x4002_0000 - 0x4002_03FF	DMA	
0x4001_8000 - 0x4001_FFFF	Reserved	
0x4001_5800 - 0x4001_7FFF	Reserved	
0x4001_5400 - 0x4001_57FF	UART4	
0x4001_5000 - 0x4001_53FF	UART3	
0x4001_4400 - 0x4001_4FFF	Reserved	
0x4001_3C00 - 0x4001_43FF	SPI2/I2S2	
0x4001_3800 - 0x4001_3BFF	USART1	
0x4001_3400 - 0x4001_37FF	TIM8	
0x4001_3000 - 0x4001_33FF	SPI1/2S	
0x4001_2C00 - 0x4001_2FFF	TIM1	APB2
0x4001 1800 – 0x4001 2BFF	Reserved	
0x4001 1400 – 0x4001 17FF	Reserved	
0x4001_1000 - 0x4001_13FF	Reserved	
0x4001_0C00 - 0x4001_0FFF	Reserved	
0x4001_0800 - 0x4001_0BFF	Beeper	
0x4001 0400 – 0x4001 07FF	EXTI	
0x4001 0000 – 0x4001 03FF	AFIO	



Address Range	Peripherals	Bus
0x4000_7800 - 0x4000_FFFF	Reserved	
0x4000_7400 - 0x4000_77FF	Reserved	
0x4000_7000 - 0x4000_73FF	PWR	
0x4000_6800 - 0x4000_6FFF	Reserved	
0x4000_6400 - 0x4000_67FF	Reserved	
0x4000_6000 - 0x4000_63FF	Reserved	
0x4000_5C00 - 0x4000_5FFF	Reserved	
0x4000_5800 - 0x4000_5BFF	I2C2	
0x4000_5400 - 0x4000_57FF	I2C1	
0x4000_5000 - 0x4000_53FF	Reserved	
0x4000_4C00 - 0x4000_4FFF	LPTIM	
0x4000_4800 - 0x4000_4BFF	Reserved	
0x4000_4400 - 0x4000_47FF	USART2	
0x4000_4000 - 0x4000_43FF	Reserved	
0x4000_3C00 - 0x4000_3FFF	Reserved	4 DD 1
0x4000_3800 - 0x4000_3BFF	Reserved	APB1
0x4000_3400 - 0x4000_37FF	Reserved	
0x4000_3000 - 0x4000_33FF	IWDG	
0x4000_2C00 - 0x4000_2FFF	WWDG	
0x4000_2800 - 0x4000_2BFF	RTC	
0x4000_2400 - 0x4000_27FF	COMP	
0x4000_2000 - 0x4000_23FF	Reserved	
0x4000_1C00 - 0x4000_1FFF	Reserved	
0x4000_1800 - 0x4000_1BFF	Reserved	
0x4000_1400 - 0x4000_17FF	Reserved	
0x4000_1000 - 0x4000_13FF	TIM6	
0x4000_0C00 - 0x4000_0FFF	TIM5	
0x4000_0800 - 0x4000_0BFF	TIM4	
0x4000_0400 - 0x4000_07FF	TIM3	
0x4000_0000 - 0x4000_03FF	TIM2	

### 2.1.2.1 Bit banding

Cortex®-M4F memory map includes two bit-band regions. These two bit-band regions map each word in the alias memory region to a bit in the bit-band memory region. When writing a word in the alias region, it is equivalent to performing a read-modify-write operation on the target bits of the bit-band region.

Both the peripheral registers and SRAM are mapped into a bit-band region, which allows a single bit-band region write and read operation to be performed.



The following mapping formula shows how each byte in the alias region corresponds to the corresponding bit in the bit band region:

bitband byte addr = bitband base + (byte offset $\times$ 32) + (bit number $\times$ 4)

In which:

bitband\_byte\_addr is the address of the byte in the alias memory region, which is mapped to a certain target bit; bitband base is the starting address of the alias region;

byte offset is the serial number of the byte containing the target bit in the bit-band region;

bit number is the position of the target bit (0-7).

For example:

The following example shows how to map bit 4 of the bytes located at SRAM address 0x20000400 to the alias region:

 $0x22008010 = 0x22000000 + (0x400 \times 32) + (4 \times 4)$ .

Writing to address 0x22008010 has the same effect as read-modify-writing operation on bit 4 of the byte at SRAM address 0x20000400.

Reading 0x22008010 address returns the value of bit 4 (0x01 or 0x00) of address 0x20000400 bytes in SRAM. Please refer to "Cortex®-M4F Technical Reference Manual

" for more information about bit-banding.

### 2.1.3 Boot Management

#### 2.1.3.1 Boot address

During system startup, you can select the BOOT mode after the reset through the BOOT0 (PD0) pin and the user option byte BOOT configuration (USER2). After a system reset or exit from STANDBY mode, the value of the BOOT pin will be re-sampled and the option byte boot configuration (USER2) will be re-sampled. After a startup delay has elapsed, the CPU fetches the top of stack value from address  $0x0000\_0000$  and executes the code from the reset vector address indicated by address  $0x0000\_0004$ . Because of the Cortex®-M4F always gets the top-of-stack value and reset vector from addresses  $0x0000\_0000$  and  $0x0000\_0004$ , so boot is only suitable for booting from the CODE region, and address remapping is designed for boot space. There are three boot modes to choose from:

- Boot from Flash, the primary Flash memory:
  - Main Flash memory is mapped to the boot space (0x0000 0000);
  - Main Flash memory is accessible in two address areas, 0x0000\_0000 or 0x0800\_0000 (ICode/DCode/DMA)
- Boot from System Memory:
  - System Memory is mapped to boot space (0x0000 0000);
  - System Memory can be accessed in two address areas, 0x0000\_0000 or 0x1FFF 0000 (ICode/DCode/DMA)



- Boot from the embedded SRAM:
  - The built-in SRAM is mapped to boot space (0x0000 0000);
  - The built-in SRAM is accessible in two address areas, 0x0000\_0000 or 0x2000\_0000
     (ICode/DCode/SBus/DMA)

### 2.1.3.2 Boot configuration

In addition, SRAM can also be accessed through virtual address segment 0x1000\_0000, which makes the CPU jump to SRAM to excute programs through ICode/DCode after booting from Main Flash or System Memory (note that this is not booting from SRAM, and it is not part of the boot mode). In addition to configurating boot program with the boot pin, there are two ways to run the program in SRAM

- Jump directly to the physical address segment 0x2000\_0000 of SRAM to run the program. At this time, the program will be run through SBus.
- Jump to the virtual address segment 0x1000\_0000 of SRAM, and internally remap to the physical address segment 0x2000\_0000 to run the program. At this time, the program will run efficiently through ICode/DCode.

**Specifies The Start Address For Accessing Boot Mode Select Pin Memory Space In Boot Mode Boot Mode System** Nboot0 **BOOT0 Pin** Nboot1 Nswboot0 Main Flash **SRAM** Memory 0x2000 0000 X X 0 1 0x0000 0000 Main Flash 0x1FFF 0000 0x0800 0000 X X 0x1000 0000 1 X 1 1 0x2000 0000 System Memory 0x0000 0000 0x08000000 0 0x1FFF 0000 0x1000 0000 1 X 0 0x0000 0000 0 X 1 1 **SRAM** 0x08000000 0x1FFF 0000 0x2000 0000 0 0 0 X 0x1000 0000

**Table 2-2 List Of Boot Mode** 

Note: BOOT0 and GPIO are multiplexed, and input drop - down is used by default during power-on.

#### 2.1.3.3 Embedded boot loader

The embedded boot loader are stored in System Memory for reprogramming Flash Memory v USART1. The USART1 interface can run on an internal 8MHz oscillator (HSI). Please consult the bootstrap manual for further details. For further details, please refer to "The Embedded Boot Loader Manual".

### 2.2 Memory System

The program memory, data memory, registers and I/O ports are organized in the same 4GB linear address space. Data bytes are stored in the memory in little-endian format. The lowest addressed byte in a word is regarded as the least significant byte of the word, while the highest addressed byte is the most significant byte. The specifications of program memory and data memory are as follows.



### 2.2.1 FLASH Specification

The Flash consists of a main meory block and an information block, which are described below:

- The maximum main memory block is 64KB, also known as main Flash memory, which contains 32 pages for storing and running user programs and storing data.
- The information block is 12KB, including 6 pages, and consists of system memory area (8KB), system configuration area (2KB) and option byte area (2KB).
  - The System Memory area is 8KB, which contains 4 pages, and is used for storing and running the bootloader(BOOT).
  - The system configuration area is 2KB, including 1 page.
  - The option byte area is 2KB, containing 1 page, also known as Option Byte, with an effective space of 16B.
     Both the BOOT programs and user programs can read, writte and erase this area.

### 2.2.1.1 Flash memory module organization

Both the main memory block and the information block are allocated to bus address space.

Table 2-3 Flash Bus Address List

Memory Area	Page Name	Address Range	Size
Main memory block	Page 0	0x0800_0000 - 0x0800_07FF	2KB
	Page 1	0x0800_0800 - 0x0800_0FFF	2KB
	Page 2	0x0800_1000 - 0x0800_17FF	2KB
	÷	:	÷
	Page 31	0x0800_F800 - 0x0800_FFFF	2KB
Information block	System memory area	0x1FFF_0000 - 0x1FFF_1FFF	8KB
	System configuration area	0x1FFF_F000 - 0x1FFF_F7FF	2KB
	Option byte area	0x1FFF_F800 - 0x1FFF_F80F	16B
Flash memory	FLASH_AC	0x4002_2000 - 0x4002_2003	4B
	FLASH_KEY	0x4002_2004 - 0x4002_2007	4B
	FLASH_OPTKEY	0x4002_2008 - 0x4002_200B	4B
	FLASH_STS	0x4002_200C - 0x4002_200F	4B
	FLASH_CTRL	0x4002_2010 - 0x4002_2013	4B
interface	FLASH_ADD	0x4002_2014 - 0x4002_2017	4B
register	FLASH_OB2	0x4002_2018 - 0x4002_201B	4B
	FLASH_OB	0x4002_201C - 0x4002_201F	4B
	FLASH_WRP	0x4002_2020 - 0x4002_2023	4B
	Reserved	0x4002_2024 - 0x4002_202F	12B
	FLASH_CAHR	0x4002_2030 - 0x4002_2033	4B

The Flash memory is organized into 32-bit wide memory units, which can store codes and data constants.

Information block is divided into three parts:



- The system memory area is used to store the bootloader in the system memory. The bootloader uses USART1 serial interface to program the Flash memory.
- System configuration area contains basic information about the chip.
- The option byte area, writing to main memory block and information block is managed by embedded Flash programming/erasing controller.

There are two ways to protect Flash memory from illegal access (read, write and erase):

- Page write protection (WRP)
- Read protection (RDP)

When the Flash memory write operation is executed, any read operation to the Flash memory will stall the bus, and the read operation can only be performed correctly after the write operation is completed. This means that code or datafetched cannot be made while a program/erase operation is ongoing.

When performing Flash programming operations (write or erase), the internal RC oscillator (HSI) must be turned on when the Flash memory is programmed (written or erased).

Note: in the low power consumption mode, all Flash memory operations are suspended.

#### 2.2.1.2 Read and write operation

When reading Flash, the number of waiting cycles for reading can be configured by register. When using, it needs to be calculated in combination with the clock frequency of AHB interface, and the waiting time must not be less than 25ns. For example, when HCLK<=32MHz, the minimum number of waiting periods is 0; When 32MHz<HCLK<=64MHz, the minimum number of waiting periods is 1; When 64MHz<HCLK<=96MHz, the minimum number of waiting periods is 3.

Note: whether number of wait periods is zero or not, enabling prefetch buffer can improve overall efficiency.

### 2.2.1.3 Unlock Flash

After reset, the Flash module is protected and cannot be written into the FLASH\_CTRL register to prevent accidental operation of Flash memory due to electrical disturbances and other reasons. By writing a specific sequence of key values into the FLASH\_KEY register, you can unlock the FLASH\_CTRL register. The specific sequence is writing KEY1 = 0x45670123 to the FLASH\_KEY register, and then writing KEY2 = 0xCDEF89AB to the FLASH\_KEY register.

If there is an error in sequence or key value, a bus error will be returned and the FLASH\_CTRL register will be locked until the next reset. The software can confirm whether the Flash has been unlocked by checking the FLASH\_CTRL.LOCK bit. If normal locking is required, software can set the FLASH\_CTRL.LOCK bit to 1. After that, the Falsh can be unlocked by writing the correct key sequence to FLASH\_KEY register.

### 2.2.1.4 Erase and program

### 2.2.1.4.1 Erase of main memory block

The main memory block can be erased by page or by the entire chip.

Page Erase

Page Erase process:



- Check the FLASH STS.BUSY bit to confirm that there are no other Flash operations in progress;
- Set the FLASH CTRL.PER bit to '1';
- Select the page to be erased with the FLASH ADD register;
- Set the FLASH CTRL.START bit to '1';
- Wait for the FLASH STS.BUSY bit to change to '0';
- Read out the content of the erased page and verify it.

#### Mass Erase

Mass Erase process:

- Check the FLASH STS.BUSY bit to confirm that there are no other Flash operations in progress;
- Set the FLASH CTRL.MER bit to '1';
- Set the FLASH CTRL.START bit to '1';
- Wait for the FLASH\_ STS.BUSY bit to change to '0';
- Read out all pages and verify them.

### 2.2.1.4.2 Main memory area programming

The main memory area can be programmed 32 bits at a time. When the FLASH\_CTRL.PG bit is '1', writing a word into a Flash address will initiate a programming operation; Writing any half word of data will result in a bus error. During the programming process (the FLASH\_ STS.BUSY bit is '1'), any operation of reading or writing the Flash memory will cause the CPU to pause until the end of the Flash programming.

Main memory programming process:

- Check the FLASH STS.BUSY bit to confirm that there are no other Flash operations in progress;
- Set the FLASH CTRL.PG bit to '1';
- Write the word to be programmed at the specified address;
- Wait for the FLASH\_ STS.BUSY bit to change to '0';
- Read the written address and verify the data.

Note: when the FLASH\_STS.BUSY bit is '1', you cannot write to any register.

#### 2.2.1.4.3 Option byte erase and programming

The option byte area is programmed differently from the main memory block. The number of option bytes is limited to 8 bytes (2 bytes for write protection, 2 bytes for read protection, 2 byte for configuration and 2 bytes for storing user data). After unlocking the Flash, you must write KEY1 and KEY2 respectively (refer to 2.2.1.3) to the FLASH\_OPTKEY register, and then set the FLASH\_CTRL.OPTWE bit to '1'. At this time, the option byte area can be programmed: set the FLASH\_CTRL.OPTPG bit to '1' and then write a word to the specified address.

When programming the word in the option byte area, use the low byte in the half-word and automatically calculate the high byte (the high byte is the complement of the low byte)before start the programming operation. This ensures that the option byte and its complement are always correct.



Option byte erase process:

- Check the FLASH STS.BUSY bit to confirm that there are no other Flash operations in progress;
- Unlock the FLASH CTRL.OPTWE bit;
- Set the FLASH CTRL.OPTER bit to '1';
- Set the FLASH CTRL.START bit to '1';
- Wait for the FLASH STS.BUSY bit to change to '0';
- Read the erased option byte and verify it.

Option byte area programming process:

- Check the FLASH STS.BUSY bit to confirm that there are no other Flash operations in progress;
- Unlock the FLASH CTRL.OPTWE bit;
- Set the FLASH CTRL.OPTPG bit to '1';
- Writing the word to be programmed to the specified address;
- Wait for the FLASH STS.BUSY bit to change to '0';
- Read the written address and verify the data.

## 2.2.1.5 Instruction prefetching

The Flash module supports instruction prefetch function with the prefetch buffer size of 16B. By prefetching instruction, the instruction execution efficiency of CPU can be improved. The instruction prefetch function can be configured to be enabled or disabled through the register, and it is enabled by default.

#### **2.2.1.6 Option byte**

Option byte block is mainly used to configure read/write protection, boot mode configuration, software/hardware watchdog and reset options when the system is in STANDBY/STOP0/STOP2 mode. They consist of 8 option bytes: 2 bytes for write protection, 2 bytess for read protection, 2 bytes for configuration option, 2 bytes defined by user. The option byte block also contains the complement codes corresponding to these 8 option bytes. These complement codes need to be automatically calculated by hardware when the option bytes are written and used for verification when the option bytes are read.

By default, the option byte block is always read-accessile and write-protected. To write (program/erase) the option byte block, first unlock the Flash, then unlock the option byte: write the correct key-value sequence (KEY1 = 0x45670123, KEY2 = 0xCDEF89AB) into the FLASH\_OPTKEY, and then write operation to the option byte block will be allowed. If the sequence is wrong or the key value is wrong, a bus error will be returned and the option byte will be locked until the next reset. To lock the option byte normally, write 0 to the FLASH\_CTRL.OPTWE bit by software. The option byte can be unlocked by writing the correct key-value sequence in the FLASH\_OPTKEY.

After each system reset, the option byte data is read out from the option byte block of Flash and stored in the option byte register (FLASH\_OB/FLASH\_WRP) with read-only property. At the same time, the option byte complement data read out together will be used to verify whether the option byte data is correct. If it does not match, an option byte error flag (FLASH\_OB.OBERR) will be generated. When an option byte error occurs, the corresponding option byte is forced to 0xFF. When the option byte and its complement are both 0xFF (the state after erasing), the above



verification steps are skipped and verification is not required.

#### **Table 2-4 Option Byte List**

Address	[31:24] Corresponding Complement Code	[23:16] Option Byte	[15:8] Corresponding Complement Code	[7:0] Option Byte
0x1FFF_F800	nUSER	USER	nRDP1	RDP1
0x1FFF_F804	nData1	Data1	nData0	Data0
0x1FFF_F808	nWRP1	WRP1	nWRP0	WRP0
0x1FFF_F80C	nUSER2	USER2	nRDP2	RDP2

- Read protection L1 level option byte: RDP1
  - Protect the code stored in the Flash memory;
  - When the correct value is written, it is not allowed to read the Flash memory;
  - The result of whether RDP1 is turned on or not can be inquired through FLASH\_OB[1];
- User configuration options: USER
  - USER[7]:Reserved
  - USER[6]: IWDGSLEEPFRZ, read through FLASH OB[8]
    - 0: iwdg freeze in SLEEP
    - 1: default no freeze
  - USER[5]: IWDGSTDBYFRZ, read through FLASH OB[7]
    - 0: iwdg freeze in STANDBY
    - 1: default no freeze
  - USER[4]: IWDGSTOP2FRZ, read through FLASH\_OB[6]
    - 0: iwdg freeze in STOP2
    - 1: default no freeze
  - USER[3]: IWDGSTOP0FRZ, read through FLASH OB[5]
    - 0: iwdg freeze in STOP0
    - 1: default no freeze
  - USER[2]: nRST STDBY configuration options, read through FLASH OB [4]
    - 0:Reset when entering STANDBY mode
    - 1:No reset occurs when entering STANDBY mode
  - USER[1]: nRST\_STOP, read through FLASH\_OB[3]
    - 0:Reset occurs when entering STOP0/STOP2 mode



- 1:No reset occurs when entering STOP0/STOP2 mode
- USER[0]: WDG\_SW configuration options, read through FLASH\_OB [2]
   0:Hardware watchdog
  - 1:Software watchdog
- 2 bytes of user data: Datax
  - Data1 (stored in FLASH\_OB[25:18]);
  - Data0 (stored in FLASH OB [17:10]);
- Write protection option byte: WRP0 ~ 1, which can be inquired through the register FLASH WRP [15:0]
  - WRP0: write protection of pages 0-15, bit [0] corresponds to Page0 / 1,., bit [7] corresponds to page14 / 15;
  - WRP1: write protection of pages 16-31, bit [0] corresponds to Page16 / 17,., bit [7] corresponds to Page30 / 31;
- Read protection L2 level option byte: RDP2
  - Add protection function on the basis of L1, refter to 2.2.1.8 for the detailed description of read protection;
  - The result if whether RDP2 is turned on or not can be inquired through FLASH OB [31];
- User Configuration 2:USER2
  - USER2 [7:3]:Reserved
  - USER2[2]: nSWBOOT0, read out through FLASH OB2[26], default value is 1
  - USER2[1]: nBOOT1, read out through FLASH OB2[23], default value is 1
  - USER2[0]: nBOOT0, read out through FLASH OB2[27], default value is 1

### 2.2.1.7 Write protect

Write protection can be configured for all pages of the Flash main memory area (maximum 64KB) to prevent accidental write operations caused by program crashes or electrical disturbances. The basic unit of write protection is as follow: for page 0 to 31, every 2 pages is a basic protection unit. Write protection can be configured by setting WRP0 to WRP1 in the option byte block; After each configuration, a system reset is required for the configured value to be reloaded to take effect. If a pretected page is programmed or erased, a protection error flag will be returned in the FLASH STS.

The system information area contains the following blocks:

- The system memory block (8KB) in the system information area stores the boot program and cannot be changed.
- The system configuration block (2KB) in the system information area stores the basic information of the chip and cannot be changed.
- The option byte block (2KB) in the system information area stores the user-configurable option byte information. The write protection of the option byte block is achieved by writing 0 to the FLASH\_CTRL.OPTWE bit by software, and after that, you can write the correct key value sequence to FLASH\_OPTKEY to release the write protection of the option byte.



#### 2.2.1.8 Read protection

The user code in Flash can be protected against unauthorized reading by setting read protection. Read protection is mainly targeted at protecting the access operations to main memory block and option byte block after chip sealing operation is completed. Read protection is set by configuring RDP bytes in the option byte block. Three different read protection levels can be configured, as shown in the following Table

**Read Protection Status** nRDP1 nRDP2 RDP2 RDP1  $RDP2! = 0xCC \parallel nRDP2! = 0x33$ L1 level 0xFF0xFFUnprotected RDP2! = 0xCC || nRDP2! = 0x330xA50x5A 0xXX0xXXL2 level 0x33 0xCC L1 level Not the above three configurations

**Table 2-5 Read Protection Configuration List** 

#### L0 level:

- In unprotected state, (RDP1 == 0xA5 & nRDP1 == 0x5A) && (RDP2!=  $0xCC \mid nRDP2!= 0x33$ );
- The main memory area and option byte can be read arbitrarily;
- The main memory block and options bytes can be programmed and erased with configurable read/write protection;

#### • L1 level:

- The corresponding  $\sim$  (((RDP1 == 0xA5 & nRDP1 == 0x5A) && (RDP2!= 0xCC | nRDP2!= 0x33)) | (RDP2 == 0xCC & nRDP2 == 0x33));
- Only the read operation of the main memory block from the user code is allowed, that is, the read operation
  of the main memory block is allowed only when the program is started from the main Flash memory in nondebugging mode;
- All pages can be programmed through the code executed in the main Flash memory (using for IAP or data storage and other functions);
- All pages are not allowed to write or erase (except for mass erase) in debug mode or after booting from embedded SRAM;
- The function of loading code into the embedded SRAM through JTAG/SWD remains effective, and t can be started from the embedded SRAM through JTAG/SWD, which can be used to remove read protection;
- When the read-protected option byte is reprogrammed to the value 0xA5 to move back to the unprotected L0 level, all the main memory blocks will be automatically erased, and the process is as follows: (Erasing the option byte block will not trigger mass erase operation, because the result of erasing is 0xFF, which is equivalent to remaining in the protection state of L1 level)
  - Write the correct key value sequence to FLASH OPTKEY to unlock the option byte block;
  - o The bus initiates a command to erase the entire option byte area (Page erase);
  - o Bus write 0xA5 to read protection option byte;
  - o Automatically erase all main memory blocks by hardware;



- Automatically write 0xA5 to read protection option byte internally;
- When the system is reset (such as software reset, etc.), the option byte block (including the new RDP value 0xA5) will be reloaded into the system, and the read protection will be released;
- The following access operations to the Flash memory will be prohibited:
  - Boot from embedded SRAM to execute code to access the main Flash memory (including using DMA);
  - Access the main Flash memory by JTAG, SWV (serial line observer), SWD (serial line debugging) and boundary scanning;
- L2 level: Except that SRAM boot disable, debug mode disabled, option byte write/page erase disabled and the protection level cannot be modified (irreversible), other features are the same as L1 level. The L2 level is realized by configuring another option byte, RDP2. No matter what the value of RDP1 is, as long as it satisfies (RDP2==0xCC & nRDP2==0x33), it is L2 level.

Table 2-6 Flash Read-Write-Erase<sup>(1)</sup> Permission Control Table

	Boot Mode		Ma	ain Flash		
Protect level	Executing User Access Area	JTAG/ SWD	Main Flash	System Memory	SRAM	Modify The Protection Level
	Flash main memory area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
	The Flash memory area mass erase	allow	allow	allow	allow	
	Flash option byte area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
L0 level	Flash system storage area	prohibit	prohibit	Read-Write-Erase	prohibit	Allow to change to L1 or L2
	System configuration area	Only id is readable.	Id only readable	Id readable, Partition information readable	Id only readable	
	SRAM (All)	read and write	read and write	read and write	read and write	
L1 level	Flash main storage area	prohibit	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	Allow to change to L0 or L2 instead.



	Flash memory mass erase	allow	allow	allow	allow	When it is changed to L0, the main storage area will be
	Flash option byte area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	automatically erased.
	Flash system storage area	prohibit	prohibit	Read-Write-Erase	prohibit	
	System configuration area	prohibit	Id only readable	Id readable, Partition information readable	Id only readable	
	SRAM (All)	read and	read and	read and write	read and	
	Flash main storage area		Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
	Flash memory mass erase		allow	allow	allow	
	Flash option byte area		read only	only read only read on		
L2 level	Flash system storage area	JTAG/SWD  Interface is	prohibit	Read-Write-Erase	prohibit	Modifications are not allowed.
	System configuration area	disabled.	Id only readable	Id readable,  Partition  information  readable	Id only readable	
	SRAM (All)		read and	read and write	read and write	
	Boot mode					
grade	Executing user Access area	JTAG/ SWD	Main Flash	System Memory	SRAM	Modify the protection level



	Flash main storage area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
	Flash memory mass erase	allow	allow	allow	allow	
	Flash option byte area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
L0 level	Flash system storage area	prohibit	prohibit	Read-Write-Erase	prohibit	Allow to change to L1 or L2
	System configuration area	Id only readable	Id only readable	Id readable, Partition information readable	Id only readable	
	SRAM (All)	read and	read and write	read and write	read and	
	Flash main storage area	prohibit	Read-Write- Erase	Read-Write-Erase	prohibit	
	Flash memory mass erase	allow	allow	allow	allow	
	Flash option byte area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	Allow to change to L0 or L2 instead.
L1 level	Flash system storage area	prohibit	prohibit	prohibit	prohibit	When it is changed to L0, the main storage
	System configuration area	prohibit	Id only readable	Id readable  Partition  information  readable	prohibit	area will be automatically erased.
	SRAM (All)	read and write	read and write	read and write	read and write	
L2	Flash main storage area	L2 p	protection level,	unable to boot from SR	AM	Modifications are not allowed.
	Flash memory mass			JTAG/SWD is		



	erase					prohibited.
	Flash option byte area					
	Flash system storage area					
	System configuration area					
	SRAM (All)					
	Boot mode		Syste	em Memory		
protect grade	Executing user Access area	JTAG/ SWD	Main Flash	System Memory	SRAM	Modify the protection level
	Flash main storage area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
	Flash memory mass erase	allow	allow	allow	allow	
	Flash option byte area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
L0 level	Flash system storage area	prohibit	prohibit	Read-Write-Erase	prohibit	Allow to change to L1 or L2
	System configuration area	Id only readable	Id only readable	Id readable,  Partition information can be read and written	Id only readable	
	SRAM (All)	read and write	read and write	read and write	read and write	
L1	Flash main storage area	prohibit	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	Allow to changed to L0 or L2 instead.
level	Flash memory mass erase	prohibit	allow	allow	allow	When it is changed to L0, the main storage



	Flash option byte area	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	area will be automatically erased.
	Flash system storage area	prohibit	prohibit	Read-Write-Erase	prohibit	
	System configuration area	prohibit	Id only readable	Id readable,  Partition  information can be  read and written.	Id only readable	
	SRAM (All)	read and write	read and write	read and write	read and write	
	Flash main storage area		Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
	Flash memory mass erase		allow	allow	allow	
	Flash option byte area		read only	read only	read only	
L2 level	Flash system storage area	JTAG/SWD  Interface is  disabled.	prohibit	Read-Write-Erase	prohibit	Modification is not allowed.
	System configuration area	uisabieu.	Id only readable	Id readable,  Partition information can be read and written.	Id only readable	
	SRAM (All)		read and write	read and write	read and write	

Note: (1) Erase here refers to Flash page erase;

## **2.2.2** ICache

To achieve higher system performance, an instruction cache needs to be added between the high-speed CPU and the low-speed Flash to improve the instruction execution efficiency. Because of the existence of the instruction cache, the CPU will be able to work at a higher frequency. When the instruction requested by the CPU is in the instruction cache, the CPU can obtain the instruction without delay and enable zero waiting for execution. When the current instruction sequence, instruction prefetch sequence and instruction cache all miss, Flash will be re-read and the Cache will be backfilled and updated accordingly. Consequently, the cache mainly stores the program's entry points.

The main features of the instruction cache are as follows:



## 2.2.2.1 Built-in 1KB instruction Cache supports zero-wait state execution from Flash

#### Enable

 Provide software configuration to enable/disable iCache. The switch can be toggle without any restrictions (see the FLASH AC.ICAHEN bit).

#### Reset

Provide software interface to clear the iCache. It must be initiated when iCache is disabled. Reset and enabling cannot be effective at the same time. First, turn off FLASH\_AC.ICAHEN, then write 1 to FLASH\_AC.ICAHRST, and then turn on FLASH\_AC.ICAHEN.

#### Lock

Cache locking mechanism is supported, and the software configuration puts the program into its designated way. When all the ways are locked, the new data will not be written into the cache. After the software resets the cache, the lock state is automatically cleared.

#### Additional remarks

- Selection of Cache replacement algorithm is not supported.
- When using iCache, there is no Write-Back(WB) or Write-Through(WT) selection when CPU writes operation.

#### 2.2.2.2 Register description

FLASH\_AC.ICAHEN and FLASH\_AC.ICAHRST are the iCache enable switch and iCache data clear switch respectively.

FLASH\_CAHR.LOCKSTRT and FLASH\_CAHR.LOCKSTOP respectively control the enabling and disabling of the lock mechanism for iCache. After iCache is reset, the FLASH\_CAHR register automatically returns to the reset value. See for detailed usage method of 2.2.2.3.3 ICache locking.

## 2.2.2.3 Operating process

#### 2.2.2.3.1 iCache enable and disable

Users can turn on and switch off iCache at any time. If the user program needs to jump between the main memory area and other memory areas, the iCache must be closed and the data of the iCache must be cleared, otherwise, the instruction acquisition error will occur.

### 2.2.2.3.2 iCache data refresh

The iCache is designed as instruction cache. When the instruction is updated by application software or the instruction jumps between the main memory area and other memory areas, the software must set the FLASH\_AC.ICAHRST bit to 1 to clear the data in the instruction cache.

Note: FLASH AC.ICAHRST bit is a write-only bit, and it returns to 0 when read.

# 2.2.2.3.3 iCache locking

The software controls the FLASH\_CAHR register to lock some frequently used codes in iCache to improve the efficiency of code execution. iCache module has four latch channels, and the size of each channel is 1/4 of the whole cache. When using a single channel, you must ensure that the amount of code to latch is less than the size of each



channel. Otherwise need to use more channels to latch the code. The latch function can be used according to the following control flow:

- 1. Set FLASH CAHR.LOCKSTRT[0] to 1;
- 2. Execute function 1 that needs to be locked in channel 0 (the code amount of function 1 should be less than the size of a single channel);
- 3. Set FLASH CAHR.LOCKSTOP[0] to 1 after the function 1 is executed;
- 4. Then set FLASH CAHR.LOCKSTRT[1] to 1;
- 5. Execute function 2 that needs to be locked in channel 1 (the code amount of function 2 should be less than the size of a single channel);
- 6. After the function 2 is executed, set FLASH\_CAHR.LOCKSTOP[1] to 1;

Notes:

1. when the channel is latched, the register operation must follow a fixed process -First set FLASH\_CAHR.LOCKSTRT then set FLASH\_CAHR.LOCKSTOP;

2. The order of channel latch must be  $0\sim3$ , otherwise it will reduce the execution efficiency.

#### 2.2.3 **SRAM**

SRAM is mainly used for code running, storing variables and data or stacks in the process of program execution, with a maximum capacity of 8KB.

SRAM supports read-write access of byte, half-word and word.

SRAM supports code execution (supports access of SBus, ICode and DCode), and can run programs at full speed in SRAM. The maximum address range of SRAM is from 0x2000 0000 to 0x2000 1FFF.

In STANDBY modes, SRAM can optionally retent data; In other working mode (RUN/SLEEP/STOP0/STOP2), it retent data normally.

The main features are as follows:

- The maximum capacity is 8KB in total.
- Support byte/half-word/word reading and writing.
- I/D/S/DMA can all accessed SRAM.
- The I/D bus can be remapped to access the SRAM, allowing programs to execute directly from the SRAM at the full speed of the CPU.

## 2.2.4 FLASH Register Description

All register operations must be performed in words (32 bits).

## 2.2.4.1 FLASH register overview

#### **Table 2-7 FLASH Register Overview**

		1														1																	
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	=	10	6	∞	7	9	5	4	3	2	-	0



000h	FLASH_AC  Reset Value												Re	eserved													o ICAHEN	o ICAHRST	- PRFTBFS	1 PRFTBFE	~	0	o LATENCY	0
	FLASH_KEY																FK	Œ	Y										1				<u> </u>	
004h	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	0 0		0 (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	FLASH_OPTKEY							-									OPT	K	EY										•					
008h	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	0 0		0 (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00Ch	FLASH_STS			Bulsy Reserved EOP Bulsy																														
	Reset Value																							ı			ı	1	0	0		0		0
010h	FLASH_CTRL			EOPTTE																														
	Reset Value																					0		0	0	I	1	0	0	0		0	0	0
014h	FLASH_ADD				-								1		ı		FA	D	D			-				ı	ı	1		1	1	1	ı	
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	0 0	L	0 0	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0
018h	FLASH_OB2		Rese	eserved 0.10 Page 1.1 Reserved Reserved																														
	Reset Value		ı			1	1			1						1													1			1	ı	
01Ch	FLASH_OB	RDPRT2		Re	eserve	ed					Ž	Data1								Data0					Reserved	IWDGSLEEPFRZ	IWDGSTDBYFRZ	IWDGSTOP2FRZ	IWDGSTOP0FRZ	nRST STDBY	nRST_STOP0	WDG_SW	RDPRT1	OBERR
	Reset Value	0						1	1	1	1	1	1	1	1	1	1 1		1 1		1	1	1	1		1	1	1	1	1	1	1	0	0
020h	FLASH_WRP								Rese	erved								L				-				WI	RPT			1	1	1	ı	1
	Reset Value																		1 1		1	1	1	1	1	1	1	1	1	1	1	1	1	1
024h			Reserved																															
028h			Reserved																															
02Ch			Reserved																															
030h	FLASH_CAHR  Reset Value		Reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																															
	Keset value																										U	U	U	10	U	U	U	U


## 2.2.4.2 FLASH control and status register

For abbreviations related to register descriptions, please refer to section 1.1.

# 2.2.4.2.1 The FLASH access control register (FLASH\_AC)

Address offset: 0x00






Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7	ICAHEN	iCache enable
		0: turn off iCache;
		1: enable iCache.
6	ICAHRST	iCache reset
		0: writing '0' is invalid;
		1: write '1' to reset.
5	PRFTBFS	Prefetch buffer status
		This bit indicates the status of the prefetch buffer
		0: The prefetch buffer is closed;
		1: The prefetch buffer is open.
4	PRFTBFE	Prefetch buffer enable
		0: Close the prefetch buffer;
		1: Enable prefetch buffer.
3	Reserved	Reserved, the reset value must be maintained.
2:0	LATENCY	time delay
		These bits represent the ratio of HCLK period to Flash memory access time.
		000: zero period delay, when 0 < HCLK <= 32MHz
		001: one cycle delay, when 32MHz < HCLK <= 64MHz
		010: two cycle delay, when 64MHz < HCLK <= 72MHz
		Other values: reserved
		The above applies to C version.
		000: zero period delay, when 0 < HCLK <=39MHz
		001: one cycle delay, when 39MHz < HCLK <= 72MHz
		Other values: reserved
		The above applies to D version.

# 2.2.4.2.2 The FLASH key register (FLASH\_KEY)

Address offset: 0x04






Bit Field	Name	Description
31:0	FKEY	Used to unlock the FLASH_CTRL.LOCK bit.

# 2.2.4.2.3 The FLASH OPTKEY register (FLASH\_OPTKEY)

Address offset: 0x08


Reset value: 0x0000 0000



Bit Field	Name	Description
31:0	OPTKEY	Used to unlock the FLASH_CTRL.OPTWE bit.

# 2.2.4.2.4 The FLASH status register (FLASH\_STS)

Address offset: 0x0c




Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained.
5	EOP	End of operation
		When the Flash operation (programming/erasing) is completed, the hardware sets
		this bit to '1', and writing '1' can clear this bit status.
		Note: every successful programming or erasing will set the EOP state.
4	WRPERR	Write protection error
		When trying to program a write-protected Flash address, the hardware sets this bit
		to '1', and writing '1' can clear this bit.
3	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description				
2	PGERR	Programming error				
		When trying to program an address whose content is not '0xFFFF_FFFF', the				
		hardware sets this bit to '1', and writing '1' can clear this state.				
		Note: before programming, the FLASH_CTRL.START bit must be cleared.				
1	Reserved	Reserved, the reset value must be maintained.				
0	BUSY	Busy				
		This bit indicates that a Flash operation is in progress. At the beginning of Flash				
		operation, this bit is set to '1'; This bit is cleared to '0' when the operation ends or				
		an error occurs.				

# 2.2.4.2.5 The FLASH control register (FLASH\_CTRL)

Address offset: 0x10



Bit Field	Name	Description
31:13	Reserved	Reserved, the reset value must be maintained.
12	EOPITE	Allow operation completion interrupt.
		This bit allows an interrupt to be generated when the FLASH_STS.EOP bit
		becomes '1'.
		0: interrupt generation is prohibited;
		1: interrupt generation is allowed.
11	Reserved	Reserved, the reset value must be maintained.
10	ERRITE	Error status interrupt allowed
		This bit allows an interrupt to be generated when a Flash error occurs (when
		FLASH_STS.PGERR/FLASH_STS.WRPERR is set to '1').
		0: interrupt generation is prohibited;
		1: interrupt generation is allowed.
9	OPTWE	Allow write option byte
		When this bit is '1', the option byte is allowed to be programmed. When the
		correct key sequence is written in the FLASH_OPTKEY register, this bit is set to
		'Т'.
		Software can clear this bit.
8	Reserved	Reserved, the reset value must be maintained.
7	LOCK	Lock
		You can only write '1'. When this bit is '1', Flash and FLASH_CTRL are locked.
		After detecting the correct unlocking sequence, hardware clears this bit to '0'.




Bit Field	Name	Description
		After an unsuccessful unlocking operation, this bit cannot be changed until the
		next system reset.
6	START	Start
		When this bit is '1', an erase operation will be triggered. This bit can only be set to
		'1' by software and cleared to '0' when FLASH_STS.BUSY becomes '1'.
5	OPTER	Erase option bytes.
		0: Disable option bytes erase mode;
		1: Enable option bytes erase mode.
4	OPTPG	Program option bytes.
		0: Disable option bytes program mode;
		1: Enable option bytes program mode.
3	Reserved	Reserved, the reset value must be maintained.
2	MER	Mass erase.
		0: disable mass erase mode;
		1: enable mass erase mode.
1	PER	Page erase.
		0: disable page erase mode;
		1: enable page erase mode
0	PG	Program.
		0: disable program mode;
		1: enable program mode.

Note: please refer to section 2.2.1.4 for programming and erasing.

# 2.2.4.2.6 The FLASH address register (FLASH\_ADD)

Address offset: 0x14

Reset value: 0x0000 0000




Bit Field	Name	Description		
31:0	FADD	Flash address		
		Select the address to be programmed when programming, and select the page to be		
		erased when page erasing.		
		Note: when the FLASH_STS.BUSY bit is '1', this register cannot be written.		

# 2.2.4.2.7 The FLASH Option byte register 2 (FLASH\_OB2)

Address offset: 0x18



Reset value: 0x0c800000




Bit Field	Name	Description			
31:28	Reserved	Reserved, the reset value must be maintained.			
27	nBOOT0	nBOOT0			
		Note: this bit is read-only.			
26	nSWBOOT0	nSWBOOT0			
		Note: this bit is read-only.			
25:24	Reserved	Reserved, the reset value must be maintained.			
23	nBOOT1	nBOOT1			
		Note: this bit is read-only.			
22:0	Reserved	Reserved, the reset value must be maintained.			

Note: for the specific combined functions of nBOOT0, nSWBOOT0, and nBOOT1, see chapter 2.1.3 boot Management.

# 2.2.4.2.8 Option byte register (FLASH\_OB)

Address offset: 0x1C

Reset value: 0x03FF FFFC



Bit Field	Name	Description				
31	RDPRT2	Read protection L2 level protection				
		0: Read protection L2 level is not enabled;				
		1: Read protection L2 level is enabled.				
		Note: this bit is read-only.				
30:26	Reserved	Reserved, the reset value must be maintained.				
25:18	Data1[7:0]	Data1				
		Note: this bit is read-only.				
17:10	Data0[7:0]	Data0				
		Note: this bit is read-only.				
9	Reserved	Not used (if these bits are written in the Flash option byte, they will be read in this				




Bit Field	Name	Description
		register with no effect on the device.)
8	IWDGSLEEPFRZ	IWDG to freeze in SLEEP mode
		0: iwdg freeze in SLEEP
		1: default no freeze
		Note: this bit is read-only.
7	IWDGSTDBYFRZ	IWDG to freeze in STANDBY mode
		0: iwdg freeze in STANDBY
		1: default no freeze
		Note: this bit is read-only.
6	IWDGSTOP2FRZ	IWDG to freeze in STOP2 mode
		0: iwdg freeze in STOP2
		1: default no freeze
		Note: this bit is read-only.
5	IWDGSTOP0FRZ	Set IWDG to freeze in STOP mode
		0: iwdg freeze in STOP0
		1: default no freeze
		Note: this bit is read-only.
4	nRST_STDBY	Enter STANDBY mode reset configuration.
		0: Reset immediately after entering STANDBY mode;
		1: No reset occurs after entering STANDBY mode.
		Note: this bit is read-only.
3	nRST_STOP	Enter STOP0/STOP2 mode reset configuration.
		0: Reset occurs immediately after entering STOP0/STOP2 mode;
		1: No reset occurs after entering the STOP0/STOP2 mode.
		Note: this bit is read-only.
2	WDG_SW	Set watchdog
		0: hardware watchdog;
		1: Software watchdog.
		Note: this bit is read-only.
1	RDPRT1	Read protection L1 level protection
		0: Read protection L1 level is not enabled;
		1: read protection L1 level is enabled.
		Note: this bit is read-only.
0	OBERR	Option byte error
		When this bit is '1', it means that the option byte does not match its complement.
		Note: this bit is read-only.

# 2.2.4.2.9 Write protection register (FLASH\_WRP)

Address offset: 0x20

Reset value: 0x0000 FFFF






Bit Field	Name	Description	
31:16	Reserved	Reserved, the reset value must be maintained.	
15:0	WRPT	Write protect	
		This register contains the write protection option byte loaded by option byte area.	
		0: write protection takes effect;	
		1: Write protection is invalid.	
		Note: these bits are read-only.	

# 2.2.4.2.10 CAHR register (FLASH\_CAHR)

Address offset: 0x30



Bit Field	Name	Description				
31:8	Reserved	Reserved, the reset value must be maintained.				
7:4	LOCKSTOP[3:0]	iCache lock stop (see for detailed operation instructions 2.2.2.3.3 iCache locking_				
		Chapter).				
		0: disable				
		1: enable				
3:0	LOCKSTRT[3:0]	iCache lock start.				
		0: disable				
		1: enable				

nsing.com.sg

**NSING** 

3 Power Control (PWR)

3.1 General Description

The PWR is power management unit to control status of different modules in different power modes. Its major

function is to control MCU to enter different power modes and wakeup when events or interrupts happen. The MCU

supports the following modes: RUN, SLEEP, STOP0, STOP2, and STANDBY. PWR controls LDOs, Clock sources,

Reset and Flash/SRAMs/GPIO status in different power modes.

3.1.1 Power Supply

MCU requires 2.4V to 3.6V operating voltage supply (V<sub>DD</sub>). V<sub>DD</sub> are external power supplies.

• Independent A/D converter power supply. To improve conversion accuracy, the ADC uses a separate power

supply to filter and shield interference from burrs on the printed circuit board.

The ADC power pin is VDDA.

Independent power supply to VSSA.

There are no VREF+ and VREF- pins, which are connected to the ADC power supply (VDDA) and ground

(VSSA) inside the chip.

Voltage regulator

According to the power management requirements, the power regulator has MR (main regulator) and BKR

(backup regulator).

The voltage regulator (MR, BKR) is always enabled after reset.

- The voltage regulator operates in several different modes, depending on the application:

o RUN mode: The voltage regulator provides V<sub>DDD</sub> power (core, memory and peripherals) in normal

power mode.

 $\circ$  STOP0 mode: The voltage regulator provides  $V_{DDDRET}$  power in low power mode to hold the contents

of registers and SRAM.

o STOP2 mode: Turn off MR and switch to BKR power supply to save register and SRAM contents.

56 / 593

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090

Email: sales@nsing.com.sg



- STANDBY mode: The MR regulator stops power supply and the BKR can be turned on or off as required.
- MR

It is Main Regulator for  $V_{DDD}$  supply source. It is mainly used in MCU's RUN mode, SLEEP mode and STOP0 mode. In STOP0 mode, MR in low-power mode is optional, and in normal mode in the other two modes.

#### BKR

This Backup Regulator is used in STOP2 and STANDBY modes.




Figure 3-1 Power Supply Block Diagram

# 3.1.2 Power Supply Supervisor

## 3.1.2.1 Power on reset (POR) and power down reset (PDR)

Power on reset (POR) and power down reset (PDR) circuits are integrated inside the chip. When VDD/VDDA is below the specified limit voltage VPOR/VPDR, the system remains in a reset state without the need for an external reset circuit. Refer to the electrical characteristics section of the data sheet for details on power-on and power-off resets.






Figure 3-2 Power On Reset/Power Down Reset Waveform

## 3.1.2.2 Programmable voltage detector (PVD)

The PVD monitors the power supply by comparing the  $V_{DD}$  voltage with the relevant bits in the power control register (PWR\_CTRL). The PWR\_CTRL.MSB and PWR\_CTRL.PLS select the threshold of the monitoring voltage. Enable PVD by setting the PWR\_CTRL.PVDE.

The PWR\_CTRLSTS.PVDO flag is used to indicate whether the V<sub>DD</sub> is above/below the PVD voltage threshold. This event is connected internally to the external interrupt line 16 and produces an interrupt if the interrupt is enabled in the external interrupt register. A PVD break occurs when the V<sub>DD</sub> drops below the PVD threshold and/or when the V<sub>DD</sub> rises above the PVD threshold, according to the rise/fall edge trigger setting of the external interrupt line 16. For example, this feature can be used to perform emergency shutdown tasks.




Figure 3-3 PVD Threshold Diagram



## 3.1.3 NRST

NRST is an analog PAD. The whole circuit generating System reset is in  $V_{DDBK}/V_{DDA}$  domain.

# 3.2 Power Modes

The MCU has five power modes: RUN, SLEEP, STOP0, STOP2 and STANDBY. Different mode has different performance and power consumption. A summary of MCU power modes is shown below.

**Table 3-1 Power Modes** 

Iterms Modes	Condition	Entry	Exit
RUN	CPU running, peripherals configurable.	Power up, system reset, or wakeup from other power modes.	Enter SLEEP, STOP0, STOP2, STANDBY.
SLEEP	CPU Sleep, All peripherals configurable, Regulator ON, All digital peripherals powered.  Interrupts & Events can wakeup CPU.	WFI CPU returns from ISR WFE	Any interrupts wakeup event.
STOP0	CPU SLEEPDEEP, Peripherals Clock gated. MR in LP mode optional. HSE/HSI/PLL disabled. LSE/LSI configurable. RTC optional. SRAM/All register retention. All IO retention. After waking up, HSI is enabled.	WFI/WFE:  1) SCB_SCR.SLEEPDEEP =  1, no pending interrupts/events.  2) PWR_CTRL.LPS = 0/1,  PWR_CTRL.PDS = 0	Any interrupts wakeup event through EXTI, NRST, IWDG.
STOP2	CPU SLEEPDEEP, CPU register Retention. MR OFF, LSE/LSI configurable, HSE/HSI/PLL disabled, all IO retention, SRAM 8KB retention. Modules below are optional running RTC with LSE/LSI LPTIMER, PVD. After waking up, HSI is enabled.	WFI/WFE:  1) SCB_SCR.SLEEPDEEP =  1, no pending interrupt/event.  2) PWR_CTRL.LPS = 0,  PWR_CTRL.PDS = 0 and  PWR_CTRL2.STOP2S = 1	NRST, IWDG, PVD, RTC timer or timestamp or tamper event, LPTIMER, all GPIO can be configured as EXTI.
STANDBY	MR OFF, LSE/LSI ON, all other clocks OFF, all IO retention, but reset to default state after wakeup, except NRST, PA0_WKUP, PA8, PC13, PC14_OSC32_IN,	WFI/WFE:  1) SCB_SCR.SLEEPDEEP =  1, no pending interrupt/event.  2) PWR_CTRL.LPS = 0,	NRST wakeup 3 WKUP_IO RTC timer or alarm or timestamp or tamper or IWDG wakeup.  Reset after wakeup, all needs to be reconfigured.



Iterms Modes	Condition	Entry	Exit
	PC15_OSC32_OUT. Optional:	$PWR\_CTRL.PDS = 1$	
	8KB SRAM Retention, RTC work		
	with LSE/LSI, IWDG.		

### Note:

- 1. In STOP0 mode, after wakeup, codes can resume and continue from stopped location. No any initialization is needed.
- 2. STOP2 mode, after wakeup, if stack and global variables are inside SRAM. Codes can resume and continue from stopped location. Peripherals and PWR need to be reinitialized.

The operating enabled status of different modules in different power consumption modes are shown in the following table:

**Table 3-2 Modules Running Status** 

		SLEEP	s	STOP 0		STOP 2	STANDBY	
Modules	RUN		-	Wakeup Capability	-	Wakeup Capability	-	Wakeup Capability
CPU <sup>(1)</sup>	Y	-	-	-	-	-	-	-
Flash memory	О	О	-	-	-	-	-	-
SRAM	Y	Y <sup>(2)</sup>	Y	-	Y	-	О	-
Backup Registers	Y	Y	Y	-	Y	-	Y	-
POR(V <sub>DDD</sub> )	Y	Y	Y	Y	-	-	-	-
$POR(V_{DDA})$	Y	Y	Y	Y	Y	Y	Y	Y
POR(V <sub>DDBK</sub> )	Y	Y	Y	Y	Y	Y	Y	Y
PVD	О	О	О	О	О	О	-	-
DMA	О	О	-	-	-	-	-	-
HSI	О	О	(3)	-	(3)	-	-	-
HSE	О	О	1	-	-	-	-	-
LSI	О	О	О	-	О	-	О	-
LSE	О	О	О	-	О	-	О	-
Clock Security System	0	О	-	-	-	-	-	-



(CSS)								
LSE Clock Security System (LSE-CSS)	О	О	О	Y	О	Y	О	Y
RTC / Auto wakeup	О	О	О	О	О	О	О	О
Number of RTC Tamper pins	3(4)	3 <sup>(4)</sup>	3(4)	O <sup>(4)</sup>	3(4)	O <sup>(4)</sup>	3 <sup>(4)</sup>	O <sup>(4)</sup>
USARTx (x=1, 2)	О	О	-	-	-	-	-	-
UARTx(x=3, 4)	О	О	-	-	-	-	-	-
I2Cx (x=1, 2)	О	О	-	-	-	-	-	-
SPIx (x=1, 2)	О	0	-	-	-	-	-	-
ADCx (x=1)	О	О	-	-	-	-	-	-
COMPx(x=1, 2, 3)	О	О	О	О	-	-	-	-
Temperature sensor	О	О	-	-	-	-	-	-
TIMx(x=1~6, 8)	О	О	-	-	-	-	-	-
LPTIM	О	О	О	О	О	О	-	-
IWDG	О	О	О	О	О	О	О	О
WWDG	О	О	-	-	-	-	-	-
SysTick timer	О	О	-	-	-	-		-
CRC	О	О	-	-	-	-	-	-
GPIOs	О	О	0	О	0	О	3 pins (5)	3 pins <sup>(5)</sup>

#### Notes:

- 1. Y: Yes(Enable), O: Optional(Disabled by default, Enabled by software), -: Not available.
- 2. SRAM clock can be turned on or off.
- 3. Some peripherals that can be awakened from STOP mode can ask HSI to be enabled. In this case, HSI is enabled by the peripheral and only supplied to the peripheral.
- 4. Three pins support the Tamper function, namely PA0(Tamper2), PA8(Tamper3), and PC13(Tamper1)
- 5. The pins that can wake up from the STANDBY are PA0(WKUP2), PA8(WKUP1), PC13(WKUP3), and NRST.

## 3.2.1 SLEEP Mode

The CPU stops. All peripherals including peripherals around the Cortex®-M4F core (such as NVIC, SysTick, etc.) can run and wake up the CPU when an interrupt or event occurs.

### 3.2.1.1 Entering SLEEP mode

SLEEP mode is entered by executing WFI (Wait For Interrupt) or WFE (Wait For Event) instruction with SCB\_SCR.SLEEPDEEP = 0. Depending on the SCB\_SCR.SLEEPONEXIT, there are two options for SLEEP mode entry:

• SLEEP-NOW: If SCB\_SCR.SLEEPONEXIT = 0, then WFI or WFE instruction is executed immediately, and the system enters sleep mode immediately.

nsing.com.sg

**NSING** 

• SLEEP-ON-EXIT: If SCB\_SCR.SLEEPONEXIT = 1, the system immediately enters sleep mode when exiting from the lowest priority ISR.

#### 3.2.1.2 Exiting SLEEP mode

If the WFI instruction is used to enter the SLEEP mode, any NVIC interrupts can wake up the device from the SLEEP mode.

If the WFE instruction is used to enter the SLEEP mode, MCU will exit the SLEEP mode immediately when the event occurs. Wake-up events can be generated in the following ways:

- Enable an interrupt in the peripheral control register instead of NVIC, and enable the SCB\_SCR.SEVONPEND.
   When MCU resumes from WFE, the peripheral interrupt pending bit and the peripheral NVIC interrupt channel suspend bit (in NVIC interrupt clear pending register) must be cleared.
- Configure an external or internal EXTI event mode. When the MCU wakes up, it is not necessary to clear the peripheral interrupt pending bit and the peripheral NVIC interrupt channel pending bit (in the NVIC interrupt clear pending register) because the pending bit corresponding to the event line is not set. This mode provides the shortest wake-up time because there is no time spent on interrupt entry or exit.

## **3.2.2 STOP0 Mode**

STOP0 mode is based on the Cortex®-M4F Deep-Sleep mode for the external clock gating, and the power management. All clocks working on V<sub>DDD</sub> are stopped. PLL, HSI, HSE are disabled. LSI and LSE reamin running. RTC can remain running, and some peripherals with wake capability can enable HSI when wake condition is detected. 8KB SRAM and all register retention. All I/O status must be consistent with the running status.

### 3.2.2.1 Entering STOP0 mode

When entering STOP0 mode, the main difference is to set SCB\_SCR.SLEEPDEEP to 1 and PWR\_CTRL.PDS to 0. Another difference is that MR can be in normal mode or low power mode, depending on PWR\_CTRL.LPS. When PWR CTRL.LPS = 1, the MR is in low power mode. When PWR CTRL.LPS = 0, the MR is in normal mode.

If a Flash operation is in progress, the time to enter STOP0 mode will be delayed until the memory access is completed.

If the access to the APB area is in progress, the time to enter the STOP0 mode will be delayed until the APB access is completed.

In STOP0 mode, the following peripherals are available:

- Independent Watchdog (IWDG) optional: Once enabled, it will keep counting until a reset is generated.
- RTC optional: It can be turned on via RCC BDCTRL.RTCEN.
- Internal RC oscillator (LSI RC) optional: It can be turned on via RCC CTRLSTS.LSIEN.
- External 32.768kHz crystal oscillator (LSE OSC) optional: It can be turned on via RCC BDCTRL.LSEEN.

ADC should be disabled when entering STOP0 mode to avoid unnecessary power consumption.

Note: if the application needs to disable the external clock before entering the STOP mode, it must first switch the system clock to HSI and then deassert RCC\_CTRL.HSEEN bit. If RCC\_CTRL.HSEEN bit remains asserted and the external clock (external oscillator) is removed when entering the STOP mode, the clock safety system (CSS) function must be enabled to detect any external oscillator failure.



#### 3.2.2.2 Exiting STOP0 mode

When an interrupt or wake-up event wakes up STOP0 mode, the HSI RC oscillator is selected as the system clock. If the voltage regulator is in low power mode, it takes extra start-up time to wakes up from STOP0 mode. Keeping MR in normal mode when entering STOP0 mode can reduce the startup time but with high power consumption.

#### **3.2.3 STOP2 Mode**

STOP2 mode is based on the Cortex®-M4F Deep-Sleep, the external clock gating, with the corresponding power supply gating. All clocks working on V<sub>DDD</sub> is stopped. PLL, HSI, HSE are disabled. LSI and LSE remains running. RTC can be kept running, and some peripherals with wake capability can enable HSI when wake condition is detected. CPU register and 80-byte backup register retention. 8KB SRAM retention. All I/O status must be consistent with the running status. After waking up from STOP2 mode, the code continues to run from hibernation and needs to be reconfigured using the peripheral interface and PWR.

## 3.2.3.1 Entering STOP2 mode

To enter STOP2 mode, the register bits should be configured as: SCB\_SCR.SLEEPDEEP = 1, PWR CTRL2.STOP2S = 1, PWR CTRL.PDS = 0, PWR CTRL.LPS = 0.

In STOP2 mode, if Flash is being operated, entering STOP2 mode will be delayed until the memory access is completed.

If the access to the APB area is in progress, entering the STOP2 mode will be delayed until the APB access is completed.

In STOP2 mode, the following peripherals are available:

- Independent Watchdog (IWDG) optional: Once enabled, it will keep counting until a reset is generated.
- RTC optional: It can be turned on by RCC BDCTRL.RTCEN.
- Internal RC oscillator (LSI RC) optional: It can be turned on by RCC CTRLSTS.LSIEN.
- External 32.768kHz crystal oscillator (LSE OSC) optional: It can be turned on by RCC BDCTRL.LSEEN bit.

ADC should be disabled when entering STOP2 mode to avoid unnecessary power consumption.

Note: if data (global variables, stacks, etc.) needs to be kept in STOP2, they should be stored in SRAM.

# 3.2.3.2 Exiting STOP2 mode

HSI RC oscillator is set as the system clock when STOP2 mode is waken up by an interrupt or wake-up event. The codes will resume execution after STOP2 wakeup from where it stopped. Peripheral initialization is needed after wakeup. PWR and other modules' clock should be enabled in RCC if need access.

#### 3.2.4 STANDBY Mode

STANDBY mode is based on Cortex®-M4F Deep-Sleep mode. In this mode, the voltage regulator is turned off. The PLL, HSI, HSE are turned off LSI and LSE remain running. SRAM can retent data. RTC and IWDG can optionally operate. All IO retention, but reset to default state after wakeup, except NRST, PA0\_WKUP, PA8, PC13, PC14\_OSC32\_IN, PC15\_OSC32\_OUT.

Before entering the STANDBY mode, if pins PA13 and PA14 are used as non-debug pins, and configured as input mode, it is necessary to add strong pull-down resistance on pins PA13 and PA14. The pull-down resistance is



recommended to be within  $10K\Omega$ .

### 3.2.4.1 Entering STANDBY mode

STANDBY mode is entered by WFI/WFE with settings SCB\_SCR.SLEEPDEEP = 1 and PWR\_CTRL.PDS = 1.

If Flash is being operated, entering STANDBY mode will be delayed until the memory access is completed.

If the access to the APB area is in progress, entering the STANDBY mode will be delayed until the APB access is completed.

In STANDBY mode, the following peripherals are available:

- Independent Watchdog (IWDG) optional: Once enabled, it will keep counting until a reset is generated.
- RTC optional: It can be turned on by RCC\_BDCTRL.RTCEN.
- Internal RC oscillator (LSI RC) optional: It can be turned on by RCC CTRLSTS.LSIEN.
- External 32.768kHz crystal oscillator (LSE OSC) optional: It can be turned on by RCC\_BDCTRL.LSEEN.
- SRAM data retention can be enabled by PWR CTRL2.SRSTBRET.

ADC should be disabled when entering STANDBY mode to avoid unnecessary power consumption.

## 3.2.4.2 Exiting STANDBY mode

The MCU exits STANDBY mode when external reset (NRST pin), IWDG reset, rising/falling edge of WKUP pin or RTC event occurs. Except the power control status register (PWR\_CTRLSTS), all registers will be reset after waking up from the STANDBY state.

After waking up from STANDBY mode, code execution is same as power on (boot pin is detected, reset vector initialization, etc.). PWR CTRLSTS.STBYF flag indicates that MCU exits from STANDBY mode.

# 3.3 PWR Registers

## 3.3.1 PWR Register Overview

**Table 3-3 PWR Register Overview** 


Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	8	2	1	0
000h	PWR_CTRL1	CLRWKUP2 CLRWKUP2 CLRWKUP2 CLRWKUP2 CLRWKUP2 CLRWKUPP1 MSB DBKP MSB									Reserved					PVDEN	CLRSTBF	Reserved	SQd	SdT													
	Reset Value																			0	0	0	0	0	0	0	0	0	0	0		0	0
004h	PWR_CTRLSTS		Reserved							WKUP3PS	WKUP2PS	WKUPIPS	WKUPRTCEN	WKUP3EN	WKUP2EN	WKUPIEN	Reserved	WKUPRTCF	WKUPF3	WKUPF2	WKUPF1	PVDO	STBYF	Reserved									
	Reset Value										0	0	0	0	0	0	0		0	0	0	0	0	0									
008h	PWR_CTRL2		Reserved									IWDGRSTEN	Reserved		LSIT	ΓRIM	[4:0]		Reserved	SRSTBRET	Reserved	STOP2S											
	Reset Value																						1		0	1	1	1	0		1		0



# 3.3.2 Power Control Register (PWR\_CTRL)

Address offset: 0x00

Reset value: 0x0000 0000 (reset by wakeup from STANDBY mode)



Bit Field	Name	Description								
31:14	Reserved	Reserved, the reset value must be ma	intained.							
13	CLRRTCWKUP	Clear RTC wakeup flag. This bit is always read as 0.								
		0: No effect								
		1: Clear the wakeup flag after 2 System clock cycles.								
12	CLRWKUP3	Clear PC13 wakeup flag. This bit is a	always read as 0.							
		0: No effect								
		1: Clear the wakeup flag after 2 Systo	em clock cycles.							
11	CLRWKUP2	Clear PA0 wakeup flag. This bit is al	ways read as 0.							
		0: No effect								
		1: Clear the wakeup flag after 2 System clock cycles.								
10	CLRWKUP1	Clear PA8 wakeup flag. This bit is always read as 0.								
		0: No effect								
		1: Clear the wakeup flag after 2 System clock cycles.								
9	MSB	MSB of 4bits PVD threshold.								
		PVD threshold is controlled below:								
		When the MSB bit is 0, PVD threshold is as:								
		[MSB, PWR_CTRL.PLS] (4 bits)	Voltage							
		0000	2.18v							
		0001	2.28v							
		0010	2.38v							
		0011	2.48v							
		0100	2.58v							
		0101	2.68v							
		0110	2.78v							
		0111	2.88v							
		When the MSB bit is 1, PVD thresho	old is as:							
		[MSB, PWR_CTRL.PLS](4 bits)	Voltage							
		1000	1.78v							
		1001	1.88v							
		1010	1.98v							
		1011	2.08v							



Bit Field	Name	Description									
		1100	3.28v								
		1101	3.38v								
		1110	3.48v								
		1111	3.58v								
8	DBKP	Disable backup domain write	protection.	_							
		In reset state, the RTC and ba	ckup registers are	protected against unauthorized							
		access. This bit must be set to	access. This bit must be set to enable write protection to these registers.								
		0: Access to RTC and Backup registers disabled									
		1: Access to RTC and Backup	registers enabled	1							
		Note: if the HSE divided by 1	28 is used as the 1	RTC clock, this bit must remain set to							
		I.									
7:5	PLS[2:0]	PVD level selection.									
		When PVD threshold needs to be set, please configure these bits together with									
		PWR_CTRL.MSB.									
		Note: refer to the electrical characteristics section of the data book for details.									
4	PVDEN	Enable of Power voltage detector. Software control.									
		0: PVD disabled									
		1: PVD enabled									
3	CLRSTBF	Clear STANDBY flag. This bit is always read as 0.									
		0: No effect.									
		1: Clear the STANDBY.STB	YF Flag .								
2	Reserved	Reserved, the reset value mus	st be maintained.								
1	PDS	Power down deep-sleep.									
		Software will set and clear th	is bit and config to	ogether with PWR_CTRL.LPS.							
		0: Enter STOP mode when th	e CPU enters deep	o-sleep. The regulator status depends							
		on PWR_CTRL.LPS.									
		1: Enter STANDBY mode wl	nen the CPU enter	s deep-sleep mode.							
0	LPS	Low-power deep-sleep.									
		Software will set and clear th	is bit and config to	ogether with PWR_CTRL.PDS.							
		0: Voltage regulator on during	g STOP mode.								
		1: Voltage regulator in low-po	ower mode during	STOP mode.							


# 3.3.3 Power Control Status Register (PWR\_CTRLSTS)

Address offset: 0x04

Reset value: 0x0000 0000 (not reset by wakeup from STANDBY mode)

Additional APB cycles are needed to read this register versus a standard APB read.





Bit Field	Name	Description
31:15	Reserved	Reserved, the reset value must be maintained.
14	WKUP3PS	Wakeup polarity selection for PC13.
		To wakeup STANDBY mode by using rising edge or falling edge. Make sure disable
		wakeup enable before changing polarity value.
		0: Rising edge
		1: Falling edge
13	WKUP2PS	Wakeup polarity selection for PA0.
		To wakeup STANDBY mode by using rising edge or falling edge. Make sure disable
		wakeup enable before changing polarity value.
		0: Rising edge
		1: Falling edge
12	WKUP1PS	Wakeup polarity selection for PA8.
		To wakeup STANDBY mode by using rising edge or falling edge. Make sure disable
		wakeup enable before changing polarity value.
		0: Rising edge
		1: Falling edge
11	WKUPRTCEN	RTC internal wakeup enable
		0: Wakeup is disabled
		1: Wakeup is enabled
10	WKUP3EN	Enable PC13_WKUP pin
		Software can set and clear this bit.
		0: WKUP pin is used for general purpose I/O. An event on the WKUP pin does not
		wakeup the device from STANDBY mode.
		1: WKUP pin is used for wakeup from STANDBY mode.
		Note: this bit is reset also by a system reset.
9	WKUP2EN	Enable PA0_WKUP pin
		Software can set and clear this bit.
		0: WKUP pin is used for general purpose I/O. An event on the WKUP pin does not
		wakeup the device from STANDBY mode.
		1: WKUP pin is used for wakeup from STANDBY mode.
		Note: this bit is reset also by a system reset.
8	WKUP1EN	Enable PA8_WKUP pin
		Software can set and clear this bit.
		0: WKUP pin is used for general purpose I/O. An event on the WKUP pin does not
		wakeup the device from STANDBY mode.
		1: WKUP pin is used for wakeup from STANDBY mode.




Bit Field	Name	Description
		Note: this bit is reset also by a system reset.
7	Reserved	Reserved, the reset value must be maintained.
6	WKUPRTCF	Wakeup flag of RTC
		Hardware will set this bit. it can be cleared by hardware, by a system reset or by
		setting PWR_CTRL.CLRRTCWKUP.
		0: No wakeup event occurred
		1: A wakeup event was received from the RTC
5	WKUPF3	Wakeup flag of PC13_WKUP
		Hardware will set this bit. it can be cleared by hardware, by a system reset or by
		setting PWR_CTRL.CLRWKUP3.
		0: No wakeup event occurred
		1: A wakeup event was received from the WKUP pin
		Note: an additional wakeup event is detected if the WKUP pin is enabled (by setting
		PWR_CTRLSTS.WKUP3EN) when the WKUP pin level is already high.
4	WKUPF2	Wakeup flag of PA0_WKUP
		Hardware will set this bit. it can be cleared by hardware, by a system reset or by
		setting PWR_CTRL.CLRWKUP2.
		0: No wakeup event occurred
		1: A wakeup event was received from the WKUP pin
		Note: an additional wakeup event is detected if the WKUP pin is enabled (by setting
		PWR_CTRLSTS.WKUP2EN) when the WKUP pin level is already high.
3	WKUPF1	Wakeup flag of PA8_WKUP
		Hardware will set this bit. it can be cleared by hardware, by a system reset or by
		setting PWR_CTRL.CLRWKUP1.
		0: No wakeup event occurred
		1: A wakeup event was received from the WKUP pin
		Note: an additional wakeup event is detected if the WKUP pin is enabled (by setting
		PWR_CTRLSTS.WKUP1EN) when the WKUP pin level is already high.
2	PVDO	PVD output.
		Hardware will set and clear this bit. It is valid only if PWR_CTRL.PVDEN = 1.
		$0: V_{DD}/V_{DDA}$ is higher than the PVD threshold selected with PWR_CTRL.MSB and
		PWR_CTRL.PLS[2:0].
		$1: V_{DD}/V_{DDA}$ is lower than the PVD threshold selected with PWR_CTRL.MSB and
		PWR_CTRL.PLS[2:0].
		Note: the PVD is stopped by STANDBY mode. For this reason, this bit is equal to 0
		after STANDBY or reset until PWR_CTRL.PVDEN is set.
1	STBYF	STANDBY mode flag.
		Hardware will set this bit. It is cleared only by a POR/PDR (power on reset/power
		down reset) or by setting PWR_CTRL.CLRSTBF.
		0: Device has not been in STANDBY mode
		1: Device has been in STANDBY mode
0	Reserved	Reserved, the reset value must be maintained.



# 3.3.4 Power Control Register 2(PWR\_CTRL2)

Address offset: 0x08

Reset value: 0x0000 04E4 (reset by wakeup from STANDBY mode)



Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained.
10	IWDGRSTEN	Independent watchdog reset enable.
		0: Independent watchdog cannot generate reset to RCC.
		1: Independent watchdog can generate reset to RCC.
9	Reserved	Reserved, the reset value must be maintained.
8:4	LSITRIM[4:0]	LSI trimming value
3	Reserved	Reserved, the reset value must be maintained.
2	SRSTBRET	SRAM STANDBY mode retention.
		0: SRAM is not in retention in STANDBY mode.
		1: SRAM is in retention in STANDBY mode.
1	Reserved	Reserved, the reset value must be maintained.
0	STOP2S	STOP2 sleep mode control.
		0: No-effect
		1: Chip is set to be in STOP2 mode.



# 4 Reset and Clock Control (RCC)

# 4.1 General Description

The clock and reset control modules in this system has the following functions:

- CGU: The CGU sub module is placed in the V<sub>DDD</sub> power domain. It controls the System Clock selecting, Clock
  enabling control for peripherals and Clock frequency division functions.
- RCU: The RCU sub module is placed in the V<sub>DDD</sub> power domain and it is responsible for the System Reset control and generation and soft reset generation for peripherals.
- RCC\_BKP: The RCC\_BKP sub module is placed in the V<sub>DDDBK</sub> power domain and it is responsible for Backup domain reset and clock control and clock source selection for RTC clock.
- RCC\_RET: The RCC\_RET sub module is placed in the V<sub>DDDRET</sub> power domain and it is responsible for Retention domain reset control and clock source selection for LPTIMER clock.

# 4.2 Reset Control Unit

N32G401 supports the following three types of reset:

- Power Reset
- System Reset
- Backup domain Reset

### 4.2.1 Power Reset

A power reset occurs in the following circumstances:

- Power-on/ Power-down reset (POR/PDR reset).
- When exiting STANDBY/STOP2 mode.

A power reset sets all registers to their reset values except the registers in the backup domain(see Figure 3-1).

### 4.2.2 System Reset

Except the reset flags in the Control/Status Register (RCC\_CTRLSTS) and the registers in the backup domain (see Figure 3-1), a system reset sets all registers to their reset values.

A system reset is generated when one of the following events occurs:

- A low level on the NRST pin (external reset)
- Window watchdog event (WWDG reset)
- Independent watchdog event (IWDG reset)
- Software reset (SW reset)
- Low power management reset
- Power reset
- MMU protection reset



Backup domain EMC reset

The reset source can be identified by checking the reset flags in the Control/Status register (RCC CTRLSTS).

#### 4.2.2.1 Software reset

A software reset can be generated by setting the SYSRESETREQ bit in Cortex®-M4F Application Interrupt and Reset Control Register. Refer to Cortex®-M4F technical reference manual for further information.


## 4.2.2.2 Low-power management reset

Low-power management reset can be generated by using the following methods:

- Low-power management reset generated when entering STANDBY mode: This reset is enabled by resetting the nRST\_STDBY bit in User Option Bytes. In this case, whenever a STANDBY mode entry sequence is successfully executed, the system is reset instead of entering STANDBY mode.
- Low-power management reset generated when entering STOP0/STOP2 modes: This reset is enabled by resetting the nRST\_STOP bit in User Option Bytes. In this case, whenever a STOP0/STOP2 mode entry sequence is successfully executed, the system is reset instead of entering STOP0/STOP2 modes.

The system reset signal provided to the chip is output on the NRST pin. The pulse generator guarantees a minimum reset pulse duration of 20µs for each reset source (external or internal). For external reset, the reset pulse is generated while the NRST pin is asserted low.

The Figure below shows the system reset generation circuit.



**Figure 4-1 System Reset Generation** 

## 4.2.3 Backup Domain Reset

The backup domain has two dedicated resets that only affect the backup domain (see Figure 3-1).

A backup domain reset is generated when one of the following events occurs:

nsing.com.sg

**NSING** 

- Software reset: The backup domain reset can be generated by setting the RCC BDCTRL.BDSFTRST bit.
- Power reset: The backup domain reset is generated when V<sub>DDDBK</sub> is powered up at initial chip power on stage.

## 4.3 Clock Control Unit

Three different clock sources can be used to drive the system clock (SYSCLK):

- HSI oscillator clock
- HSE oscillator clock
- PLL clock

The devices have the following two secondary clock sources:

- LSI: 40 kHz low-speed internal RC which drives independent watchdog (IWDG) can be selected by software to drive RTC. RTC can be used for Auto-wakeup from SLEEP/STOP0/STOP2/STANDBY mode.
- LSE: 32.768 kHz low-speed external crystal can also be selected by software to drive RTC (RTCCLK).

Each clock source can be turned on or off independently when it is not used to optimize power consumption.

Several prescalers can be used to configure the frequencies of the AHB, the high-speed APB (APB2), and the low-speed APB (APB1) domains. The maximum frequencies of the AHB, APB2, and APB domains are 72MHz, 64MHz, and 32MHz respectively.

Note: if APB2 and APB1 need to run at the maximum frequency, the system clock frequency should be reduced to 64MHz.

RCC provides the Cortex System Timer (SysTick) external clock with the AHB clock (HCLK) divided by 8. This clock or Cortex clock(HCLK) can be selected to drive the SysTick by programming the SysTick Control and Status Register. The ADC clock is generated by dividing the AHB clock or PLL clock.

The clock frequencies of timers are automatically set by hardware. There are two scenarios:


- If the APB prescaler is 1, the timer clock frequencies are set to the same frequency as that of the APB domain to which the timers are connected.
- Otherwise, they are set to twice the frequency of the APB domain to which the timers are connected.

FCLK is the free-running clock of Cortex®-M4F. For more details, refer to the ARM Cortex®-M4F technical reference manual.



### 4.3.1 Clock Tree Diagram

Figure 4-2 Clock Tree



#### Notes:

- 1. The maximum frequency available for the system clock is 72MHz.
- 2. For more details about the internal and external clock source characteristics, please refer to the "Electrical Characteristics" section in the product datasheet.
- 3. When PLL is selected as system clock source, PLL minimum clock output is 32MHz.




#### 4.3.2 HSE Clock

The high-speed external clock signal (HSE) can be generated from the following two clock sources:

- HSE external crystal/ceramic resonator
- HSE user external clock

Figure 4-3 HSE Clock Source



#### 4.3.2.1 External clock source (HSE bypass mode)

In this mode, an external clock source must be provided. Its frequency can be up to 32MHz. Users can select this mode by setting the RCC\_CTRL.HSEBP and RCC\_CTRL.HSEEN bits. The external clock signal must be connected to the OSC IN pin while the OSC OUT pin must be left floating (Hi-Z). Refer to Figure 4-3 for detail.

### 4.3.2.2 External crystal/ceramic resonator (HSE crystal mode)

The 4 to 32 MHz external oscillator has the advantage of producing a more accurate main clock for the system. The associated hardware configuration is shown in See Figure 4-3. For more details, please refer to the electrical characteristics section of the datasheet.

The RCC\_CTRL.HSERDF bit indicates whether the high-speed external oscillator is stable or not. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the Clock Interrupt Register (RCC\_CLKINT).

HSE clock can be switched on and off by setting the RCC CTRL.HSEEN bit.

### 4.3.3 HSI Clock

The HSI (High Speed Internal) clock signal is generated by an internal 8MHz RC oscillator and can be directly used as the system clock. The HSI RC oscillator can provide a clock source without any external devices. It also has a shorter startup time than the HSE crystal oscillator. However, even with calibration, the frequency is less accurate.

RC oscillator frequencies can vary from one chip to another due to manufacturing process variations. After the system reset, the factory calibration value is loaded into the RCC\_CTRL.HSICAL[7:0] bits.

If the user application is subject to voltage or temperature variations, this may affect the accuracy of the RC oscillator. The HSI frequency can be trimmed by using the RCC CTRL.HSITRIM[4:0] bits.

The RCC CTRL.HSIRDF bit flag indicates if the HSI RC oscillator is stable. At startup, the HSI RC output clock is

nsing.com.sg



not released until this bit is set by hardware. HSI clock can be switched on and off using the RCC CTRL. HSIEN bit.

If the HSE crystal oscillator fails, the HSI clock can be used as a backup source. Refer to section 4.3.8 Clock security system (CLKSS).

#### 4.3.4 PLL Clock

The internal PLL can be used to multiply the HSI or the HSE clock frequency. Refer to Figure 4-2 Clock Tree, the PLL configuration (selection of PLL input clock (HSI/HSE and divider) and multiplication factor) must be done before enabling PLL. Once the PLL is enabled, these parameters cannot be changed. The PLL can be configured using control bits in RCC CTRL and RCC CFG registers.

An interrupt can be generated when the PLL is ready if enabled in the Clock Interrupt Register (RCC CLKINT).

#### 4.3.5 LSE Clock

The Low Speed External clock signal (LSE) can be generated from the following two clock sources:

- LSE crystal/ceramic resonator
- LSE external clock

#### 4.3.5.1 LSE crystal clock source

The LSE crystal is a 32.768 kHz low-speed external crystal or ceramic resonator. It provides a low-power and accurate clock source for real-time clock or other timing functions.

The LSE clock can be turned on and off by setting the RCC BDCTRL.LSEEN bit.

The RCC\_BDCTRL.LSERD bit flag indicates if the LSE clock is stable. At startup, the LSE output clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the Clock Interrupt Register (RCC\_CLKINT).

#### 4.3.5.2 LSE external clock source

In this mode, an external clock source with a frequency of up to 1 MHz can be provided. Users can select this mode by setting the RCC\_BDCTRL.LSEBP and RCC\_BDCTRL.LSEEN bits. The external clock signal with 50% duty cycle must be connected to the OSC32 IN pin while the OSC32 OUT pin must be left floating (Hi-Z).

#### 4.3.6 LSI Clock

The LSI RC oscillator provides the Low Speed Internal (LSI) clock with frequency of around 40 kHz. The LSI clock can be turned on or off using the RCC CTRLSTS.LSIEN bit.

The RCC\_CTRLSTS.LSIRD bit flag indicates if the LSI clock is stable. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled in the Clock Interrupt Register (RCC\_CLKINT).

#### 4.3.6.1 LSI calibration

The low-speed internal oscillator LSI can be calibrated to compensate for its frequency offset to obtain an RTC time base with acceptable accuracy, and an independent watchdog (IWDG) timeout (when these peripherals are clocked from the LSI).

Calibration can be achieved by measuring the LSI clock frequency using the TIM2's input clock (TIM2\_CLK). The measurement is guaranteed by the accuracy of the HSE. The software can obtain the accurate RTC clock base by

nsing.com.sg

**NSING** 

adjusting the prescaler of the RTC, and obtain the accurate independent watchdog (IWDG) timeout time by calculation.

The LSI calibration steps are as follows:

- 1. Turn on TIM2 and set channel 3 to input capture mode;
- 2. Set the TIM2 CTRL1.C3SEL bit to 1, and connect the LSI to channel 3 of TIM2 internally;
- 3. Measure LSI clock frequency through TIM2 capture/compare 3 events or interrupts;
- 4. Set the prescaler based on the measurement results and the desired RTC time base and independent watchdog timeout.

### 4.3.7 System Clock (SYSCLK) Selection

After the system reset, the HSI oscillator is selected as the system clock. When a clock source is used as the system clock directly or indirectly through PLL, it is not possible to stop it.

A switch from one clock source to another occurs only if the target clock source is ready (after startup delay or PLL locked). When the selected clock source is not ready, the switching of the system clock will not happen until the clock source is ready.

RCC\_CFG.SCLKSW[1:0] are used to select the system clock source. Status bits in the Clock Configuration Register (RCC\_CFG) and Clock Control Register (RCC\_CTRL) indicate which clock is ready and which clock is currently used as the system clock.

### 4.3.8 Clock Security System (CLKSS)

Clock security system can be activated by software by setting the RCC\_CTRL.CLKSSEN bit. Once activated, the clock detector is enabled after the startup delay of the HSE oscillator, and disabled when the HSE clock is turned off.

If the HSE clock fails, the HSE oscillator will be automatically turned off, and a clock failure event will be sent to the break input of the advanced timers (TIM1 and TIM8), and the Clock Security System Interrupt CLKSSIF will be generated, allowing the software to execute rescue operations. The CLKSSIF interrupt is connected to the NMI (Non-Maskable Interrupt) interrupt of the Cortex<sup>®</sup>-M4F.

The NMI will be executed continuously until the CLKSSIF interrupt pending bit is cleared. Therefore, it is necessary to clear the interrupt by setting the RCC CLKINT.CLKSSICLR bit in the NMI handler.

If the HSE oscillator is directly or indirectly used as the system clock (indirectly means: it is used as the PLL input clock, and the PLL clock is used as the system clock), the clock failure will cause a switch of the system clock to the HSI oscillator and the disabling of the external HSE oscillator. If HSE clock (divided or not) is selected as PLL input clock then upon HSE clock failure, the PLL will be turned off.

### 4.3.9 LSE Clock Security System (LSECSS)

The LSE clock security system is activated by enabling the RCC\_BDCTRL.LSECLKSSEN bit. The RCC\_BDCTRL.LSECLKSSEN bit can be cleared by a hardware reset or RTC software reset or after detection of an LSE fault. When LSE and LSI are enabled and ready, the RCC\_BDCTRL.LSECLKSSEN bit must be enabled after configuring the RCC\_BDCTRL.RTCSEL to select the RTC clock source.

If an LSE failure is detected, no more LSE will be provided to the RTC, but the RCC BDCTRL.RTCSEL bits will



not be modified by hardware to switch the RTC clock source.

Upon failure of LSE clock, the interrupt flag RCC CLKINT.LSESSIF is set if the LSECSS interrupt enable bit RCC CLKINT.LSESSIEN is set. The LSE failure detection signal is also used as an EXTI interrupt input and PWR wake up event to enable the system to wake up from low power modes in case of LSE failure. and then the software can clear the RCC BDCTRL.LSECLKSSEN bit and turn off the LSE, and change the RTC clock source and other measures to ensure the safety of the application.

The frequency of the LSE oscillator must be higher than 30KHz to avoid false detection of LSECSS.

#### **4.3.10 RTC Clock**

By programming RCC BDCTRL.RTCSEL[1:0] bits, the RTCCLK clock source can be either the HSE/128, LSE, or LSI clocks. This selection cannot be changed unless the backup domain is reset.

Before configuring the RTC clock source, the DBPK bit of the power control register PWR CTRL must be set to 1 to cancel the write protection.

The LSE and LSI clocks are in the backup domain, whereas the HSE clock is not:

- If LSE or LSI is selected as RTC clock:
  - If the V<sub>DD</sub> supply is switched off, the RTC cannot continue to work
- If the HSE clock divided by 128 is used as the RTC clock:
  - Only works in RUN/SLEEP mode.

### 4.3.11 Watchdog Clock

If the IWDG is started by either hardware option or software access, the LSI oscillator will be forced ON and cannot be disabled. After the LSI oscillator is stabilized, the clock is provided to the IWDG.

### 4.3.12 Clock Output(MCO)

The microcontroller clock output (MCO) capability allows the clock signal to be output onto the external MCO pin.

The corresponding GPIO port register must be configured for the corresponding function. The following six clock signals can be selected as the MCO clock:

- **SYSCLK**
- HSI
- **HSE**
- PLL clock division
- LSI
- LSE

The clock selection is controlled by RCC CFG.MCO[3:0] bits.

Email: sales@nsing.com.sg



# **4.4 RCC Registers**

The RCC registers are accessible through AHB bus. The register description is as follows.

## 4.4.1 RCC Register Overview

**Table 4-1 RCC Register Overview** 

Offset	Register	31	30	20	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	S	4	3	2	-	0
000h	RCC_CTRL			Re	served	l		PLLRDF	PLLEN		Rese	erved		CLKSSEN	HSEBP	HSERDF	HSEEN			Н	SICA	L[7:	0]				HSI	TRIN	1[4:0	]	Reserved	HSIRDF	HSIEN
	Reset Value							0	0					0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	R	1	1
004h	RCC_CFG	М	СОРБ	RES	[3:0]	PLLMULFCT[4]		MCC	0[3:0	]	Reserved		PLINTHECTED.	FLLMULFC 1[3:0]		PLLHSEPRES	PLLSRC	-	Keserved		APB2PRES[2:0]			APB1PRES[2:0]		A	HBP:	RES[	3:0]		SCLKSTS[1:0]	10-11/m32/123	SCLKSW[1:0]
	Reset Value	0	0	1	0	0	0	0	0	0		0	0	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0
008h	RCC_CLKINT		R	esei	ved	•	LSESSICLR	LSESSIEN	LSESSIF	CLKSSICLR	Reserved	Reserved	PLLRDICLR	HSERDICLR	HSIRDICLR	LSERDICLR	LSIRDICLR		Keserved	Reserved	PLLRDIEN	HSERDIEN	HSIRDIEN	LSERDIEN	LSIRDIEN	CLKSSIF	Reserved	Reserved	PLLRDIF	HSERDIF	HSIRDIF	LSERDIF	LSIRDIF
	Reset Value						0	0	0	0			0	0	0	0	0				0	0	0	0	0	0			0	0	0	0	0
00Ch	RCC_APB2PRST						Res	erved						SPI2RST	UART4RST	UART3RST	Recented	Tacan Tacan	USARTIRST	TIM8RST	SPIIRST	TIMIRST				F	eser	ved				BEEPRST	AFIORST
	Reset Value													0	0	0		,	0	0	0	0										0	0
010h	RCC_APB1PRST	F	Reserv	ed	PWRRST			Reserved			12C2RST	12C1RST	Re	eserv	ed	USART2RST		R	eserve	ed		WWDGRST		Rese	erved		COMPRST	Reserved	TIM6RST	TIM5RST	TIM4RST	TIM3RST	TIM2RST
	Reset Value				0						0	0				0						0					0		0	0	0	0	0
014h	RCC_AHBPCLKEN									R	eserv	ed									ADCEN	Reserved	IOPDEN	IOPCEN	IOPBEN	IOPAEN	CRCEN	Reserved	FLITFEN	Reserved	SRAMEN	Reserved	DMAEN
	Reset Value																				0	R	0	0	0	0	0	R	1	R	1	R	0
018h	RCC_APB2PCLKEN						Res	erved						SPIZEN	UART4EN	UART3EN	Recented	na lacar	USARTIEN	TIM8EN	SPI1EN	TIMIEN				F	eser	ved				BEEPEN	AFIOEN
	Reset Value													0	0	0			0	0	0	0										0	0
01Ch	RCC_APB1PCLKEN	F	Reserv	ed	PWREN			Reserved			12C2EN	12C1EN	Re	eserv	ed	USART2EN		R	eserve	ed		WWDGEN	Re	serv	ed	COMPFILTEN	COMPEN	Reserved	TIM6EN	TIMSEN	TIM4EN	TIM3EN	TIMZEN
	Reset Value				0						0	0				0						0				0	0		0	0	0	0	0
020h	RCC_BDCTRL							R	eserv	/ed							BDSFTRST	RTCEN		Re	eserve	ed		10.13 130034	RTCSEL[1:0]	F	eser	ved	LSECLKSSF	LSECLKSSEN	LSEBP	LSERD	LSEEN
	Reset Value												1				0	0						0	0				0	0	0	0	0
024h	RCC_CTRLSTS	LPWRRSTF	WWDGRSTF	IWDGRSTF	SFTRSTF	PORRSTF	PINRSTF	MMURSTF	RMRSTF		Reserved	BKPEMCF	Reserved	Reserved								Re	eserve	d								LSIRD	LSIEN
	Reset Value	0	0	0	0	1	1	0	0			0																				1	1



028h	RCC_AHBPRST  Reset Value				Reserved					-	o ADCRST	Reserved	O IOPDRST	O IOPCRST	O IOPBRST	O IOPARST	_		Re	eserv	ed		
02Ch	RCC_CFG2	Reserved	THE LEGIT LEGIT	TIMCLKSEL	Reserved			ADO	CIN	//PRES		0]	ADCIMSEL	Reserved				RES	S[4:0]	Α		HPRES	S
	Reset Value		(	0			١	0 (	)	1	1	1	0		0	0	0		0 0	0	0	0	0
034h	RCC_RDCTRL		Reserved Res																				
	Reset Value												0				0				0	0	0
040h	RCC_PLLHSIPRE		Reserved ER																				
	Reset Value																						1
080h	RCC_AHB1CLKEN		Reserved																				
	Reset Value																						

# 4.4.2 Clock Control Register (RCC\_CTRL)

Address offset: 0x00

31	_				26	25	24	23		20	19	18	17	16
		Rese	erved			PLLRDF	PLLEN		Reserved	1	CLKSSEN	HSEBP	HSERDF	HSEEN
15						r	rw 8	7			rw 3	rw 2	r 1	rw 0
			HSICA	L[7:0]					HSITRIM[4:	0]		Reserved	HSIRDF	HSIEN
	•								rw				r	rw

Bit Field	Name	Description
31:26	Reserved	Reserved, the reset value must be maintained.
25	PLLRDF	PLL clock ready flag
		Set by hardware once PLL is ready.
		0: PLL is not ready
		1: PLL is ready
24	PLLEN	PLL enable
		Set and cleared by software. When entering the STOP0/STOP2 or STANDBY mode,
		it is cleared by hardware. This bit cannot be cleared when PLL is used as the system
		clock.
		0: Disable PLL
		1: Enable PLL
23:20	Reserved	Reserved, the reset value must be maintained.




Bit Field	Name	Description
19	CLKSSEN	Clock security system enable
		Set and cleared by software.
		0: Disable the clock detector
		1: Enable the clock detector if the HSE oscillator is ready
18	HSEBP	External high-speed clock bypass enable
		Set and cleared by software. This bit can only be written when the HSE oscillator is
		disabled.
		0: Disable the bypass function of HSE oscillator
		1: Enable the bypass function of HSE oscillator
17	HSERDF	External high-speed clock ready flag
		Set by hardware once HSE is ready. This bit takes 6HSE clock cycles to clear after the
		HSEEN bit is cleared.
		0: HSE is not ready
		1: HSE is ready
16	HSEEN	External high-speed clock enable
		Set and cleared by software. When entering the STOP0/STOP2 or STANDBY mode,
		it is cleared by hardware. This bit cannot be cleared when HSE is used directly or
		indirectly as the system clock.
		0: Disable HSE oscillator
		1: Enable HSE oscillator
15:8	HSICAL[7:0]	Internal high-speed clock calibration value
		These bits are automatically initialized at startup.
7:3	HSITRIM[4:0]	Internal high-speed clock correction value
		Written by software. The values of these bits will be added to the HSICAL[7:0] bits in
		order to form the final value for calibrating the frequency of the internal HSI RC
		oscillator. The trimming step is around 10 kHz between two consecutive HSICAL
		steps, and the default value is 16, which can adjust the HSI to 8 MHz $\pm 1\%$ .
2	Reserved	Reserved, the reset value must be maintained.
1	HSIRDF	Internal high-speed clock ready flag
		Set by hardware once HSI is stable. After the HSIEN bit is cleared, it takes 6 internal
		8 MHz oscillator clock cycles to go low.
		0: HSI is not ready
		1: HSI is ready
0	HSIEN	Internal high-speed clock enable
		Set and cleared by software. This bit cannot be cleared when HSI is used as the
		system clock. When returning from STOP0/STOP2 or STANDBY mode or HSE
		failure occurs, set by hardware to enable the HSI oscillator. This bit cannot be reset if
		the HSI is used directly or indirectly as system clock.
		0: Disable HSI oscillator
		1: Enable HSI oscillator



# 4.4.3 Clock Configuration Register (RCC\_CFG)

Address offset: 0x04



Bit Field	Name	Description
31:28	MCOPRES[3:0]	MCO prescaler
		Set and cleared by software. Configure PLL clock divider as MCO clock.
		0010: PLL clock divided by 2
		0011: PLL clock divided by 3
		0100: PLL clock divided by 4
		0101: PLL clock divided by 5
		0110: PLL clock divided by 6
		0111: PLL clock divided by 7
		1000: PLL clock divided by 8
		1001: PLL clock divided by 9
		1010: PLL clock divided by 10
		1011: PLL clock divided by 11
		1100: PLL clock divided by 12
		1101: PLL clock divided by 13
		1110: PLL clock divided by 14
		1111: PLL clock divided by 15
		Other values: not allowed
27	PLLMULFCT[4]	This bit is combined with bit[21:18] to form a PLL multiplication factor. Please
		refer to PLLMULFCT[3:0].
26:23	MCO[3:0]	Microcontroller clock output selection
		Set and cleared by software.
		0xxx: No clock output
		1000: System clock (SYSCLK) selected
		1001: HSI clock
		selected
		1010: HSE clock selected
		1011: PLL divided clock selected (MCOPRES defines the division factor)
		1100: LSI clock selected
		1101: LSE clock selected
		Note: this clock output may be truncated at startup or during MCO clock source
		switching. When the system clock is output to the MCO pin, it should be ensured
		that the output clock frequency does not exceed the maximum frequency of the I/O



Bit Field	Name	Description
		port (see the data sheet for details of the maximum frequency of the I/O port).
22	Reserved	Reserved, the reset value must be maintained.
21:18	PLLMULFCT[3:0]	PLL multiplication factor (including bit 27)
		Written by software to define PLL multiplication factor. These bits can only be
		written when the PLL is disabled. The PLL output frequency must not exceed
		72MHz.
		00000: PLL input clock × 2
		00001: PLL input clock × 3
		00010: PLL input clock × 4
		00011: PLL input clock × 5
		00100: PLL input clock × 6
		00101: PLL input clock × 7
		00110: PLL input clock × 8
		00111: PLL input clock × 9
		01000: PLL input clock × 10
		01001: PLL input clock × 11
		01010: PLL input clock × 12
		01011: PLL input clock × 13
		01100: PLL input clock × 14
		01101: PLL input clock × 15
		01110: PLL input clock × 16
		01111: PLL input clock × 16
		10000: PLL input clock × 17
		10001: PLL input clock × 18
		10010: PLL input clock × 19
		10011: PLL input clock × 20
		10100: PLL input clock × 21
		10101: PLL input clock × 22
		10110: PLL input clock × 23
		10111: PLL input clock × 24
		11000: PLL input clock × 25
		11001: PLL input clock × 26
		11010: PLL input clock × 27
		11011: PLL input clock × 28
		11100: PLL input clock × 29
		11101: PLL input clock × 30
		11110: PLL input clock × 31
		11111: PLL input clock × 32
17	PLLHSEPRES	HSE prescaler for PLL input
		Set and cleared by software to divide HSE before PLL entry. This bit can only be
		written when PLL is disabled.
		0: HSE clock not divided



Bit Field	Name	Description
		1: HSE divided by 2
16	PLLSRC	PLL clock source
		Set and cleared by software to select PLL clock source. This bit can only be
		written when PLL is disabled.
		0: HSI clock (divided or not divided) selected as PLL input clock
		1: HSE clock (divided or not divided) selected as PLL input clock
15:14	Reserved	Reserved, the reset value must be maintained.
13:11	APB2PRES[2:0]	APB high-speed (APB2) prescaler
		Set and cleared by software to configure the division factor of APB2 clock
		(PCLK2). Make sure that PCLK2 does not exceed 64MHz.
		0xx: HCLK not divided
		100: HCLK divided by 2
		101: HCLK divided by 4
		110: HCLK divided by 8
		111: HCLK divided by 16
10:8	APB1PRES[2:0]	APB low-speed (APB1) prescaler
		Set and cleared by software to configure the division factor of APB1 clock
		(PCLK1). Make sure that PCLK1 does not exceed 32MHz.
		0xx: HCLK not divided
		100: HCLK divided by 2
		101: HCLK divided by 4
		110: HCLK divided by 8
		111: HCLK divided by 16
7:4	AHBPRES[3:0]	AHB prescaler
		Set and cleared by software to configure the division factor of the AHB clock
		(HCLK).
		0xxx: SYSCLK not divided
		1000: SYSCLK divided by 2
		1001: SYSCLK divided by 4
		1010: SYSCLK divided by 8
		1011: SYSCLK divided by 16
		1100: SYSCLK divided by 64
		1101: SYSCLK divided by 128
		1110: SYSCLK divided by 256
		1111: SYSCLK divided by 512
3:2	SCLKSTS[1:0]	System clock switching status
		Set and cleared by hardware to indicate which clock source is used as system clock
		00: HSI oscillator used as system clock
		01: HSE oscillator used as system clock
		10: PLL used as system clock
		11: Not applicable
1:0	SCLKSW[1:0]	System clock switch



Bit Field	Name	Description
		Set and cleared by software to select the system clock source.
		Set by hardware to force HSI selection when exiting from the STOP0/STOP2 or
		STANDBY mode, or when the HSE oscillator fails (RCC_CTRL.CLKSSEN is
		enabled).
		00: HSI selected as system clock
		01: HSE selected as system clock.
		10: PLL selected system clock
		11: Not allowed

# 4.4.4 Clock Interrupt Register (RCC\_CLKINT)

Address offset: 0x08

31				27	26	25	24	23	22	21	20	19	18	17	16
	1	Reserved			LSESS ICLR	LSESS IEN	LSESSIF	CLKSS ICLR	Rese	rved	PLLRD ICLR	HSERD ICLR	HSIRD ICLR	LSERD ICLR	LSIRD ICLR
15		13	12	11	w 10	rw 9	r 8	w 7	6	5	w 4	w 3	w 2	w 1	w 0
	Reserved		PLLRD IEN	HSERD IEN	HSIRD IEN	LSERD IEN	LSIRD IEN	CLKSSIF	Rese	rved	PLLRDIF	HSERDIF	HSIRDIF	LSERDIF	LSIRDIF
			rw	rw	rw	rw	rw	r			r	r	r	r	r

Bit Field	Name	Description
31:27	Reserved	Reserved, the reset value must be maintained.
26	LSESSICLR	LSE Clock security system interrupt clear.
		This bit is set by software to clear the LSESSIF
		flag.
		0: No
		effect
		1: Clear LSESSIF flag
25	LSESSIEN	LSE Clock Security System (CSS) interrupt enable
		Set and cleared by software to enable/disable interrupt caused by LSE CSS
		detection.
		0: LSE CSS interrupt
		disabled
		1: LSE CSS interrupt enabled
24	LSESSIF	Clock security system interrupt flag
		Set by hardware when a failure is detected in the LSE. Cleared by software setting
		the LSESSICLR bit.
		0: No clock security interrupt caused by LSE clock failure
		1: Clock security interrupt caused by LSE clock failure
23	CLKSSICLR	Clock security system interrupt clear
		Set by the software to clear the CLKSSIF flag.
		0: No effect
		1: Clear the CLKSSIF flag




Bit Field	Name	Description
22:21	Reserved	Reserved, the reset value must be maintained.
20	PLLRDICLR	PLL ready interrupt clear
		Set by the software to clear the PLLRDIF flag.
		0: No effect
		1: Clear the PLLRDIF flag
19	HSERDICLR	HSE ready interrupt clear
		Set by the software to clear the HSERDIF flag.
		0: Not used
		1: Clear HSERDIF flag
18	HSIRDICLR	HSI ready interrupt clear
		Set by the software to clear the HSIRDIF flag.
		0: Not used
		1: Clear the HSIRDIF flag
17	LSERDICLR	LSE ready interrupt clear
		Set by the software to clear the LSERDIF flag.
		0: Not used
		1: Clear LSERDIF flag
16	LSIRDICLR	LSI ready interrupt clear
		Set by software to clear the LSIRDIF flag.
		0: Not used
		1: Clear the LSIRDIF flag
15:13	Reserved	Reserved, the reset value must be maintained.
12	PLLRDIEN	PLL ready interrupt enable
		Set and cleared by software to enable and disable PLL ready interrupt
		0: Disable PLL ready interrupt
		1: Enable PLL ready interrupt
11	HSERDIEN	HSE ready interrupt enable
		Set and cleared by software to enable and disable HSE ready interrupt.
		0: Disable HSE ready interrupt
		1: Enable HSE Ready Interrupt
10	HSIRDIEN	HSI ready interrupt enable
		Set and cleared by software to enable and disable HSI ready interrupt.
		0: Disable HSI ready interrupt
		1: Enable HSI ready interrupt
9	LSERDIEN	LSE ready interrupt enable
		Set and cleared by software to enable and disable LSE ready interrupt.
		0: Disable LSE ready interrupt
		1: Enable LSE ready interrupt
8	LSIRDIEN	LSI ready interrupt enable
		Set and cleared by software to enable and disable LSI ready interrupt.
		0: Disable LSI ready interrupt
		1: Enable LSI ready interrupt



Bit Field	Name	Description
7	CLKSSIF	Clock security system interrupt flag
		Set by hardware when a failure is detected in the external HSE oscillator.
		0: No clock security system interrupt caused by HSE clock failure
		1: Clock security system interrupt caused by HSE clock failure
6:5	Reserved	Reserved, the reset value must be maintained.
4	PLLRDIF	PLL ready interrupt flag
		This bit is set by hardware when PLLRDIEN is set and PLL clock is ready.
		This bit is cleared by software by setting the PLLRDICLR bit.
		0: No clock ready interrupt caused by PLL lock
		1: Clock ready interrupt caused by PLL lock
3	HSERDIF	HSE ready interrupt flag
		Set by hardware when HSERDIEN is set and the HSE clock is ready.
		This bit is cleared by software by setting the HSERDICLR bit.
		0: No clock ready interrupt caused by HSE oscillator
		1: Clock ready interrupt caused by HSE oscillator
2	HSIRDIF	HSI ready interrupt flag
		Set by hardware when HSIRDIEN is set and the HSI clock is ready.
		This bit is cleared by software by setting the HSERDICLR bit.
		0: No clock ready interrupt caused by HSI oscillator
		1: Clock ready interrupt caused by HSI oscillator
1	LSERDIF	LSE ready interrupt flag
		Set by hardware when LSERDIEN is set and the LSE clock is ready.
		This bit is cleared by the software by setting the LSERDICLR bit.
		0: No clock ready interrupt caused by LSE oscillator
		1: Clock ready interrupt caused by LSE oscillator
0	LSIRDIF	LSI ready interrupt flag
		Set by the hardware when LSIRDIEN is set and the LSI clock is ready.
		This bit is cleared by software by setting the LSIRDICLR bit.
		0: No clock ready interrupt caused by LSI oscillator
		1: Clock ready interrupt caused by LSI oscillator

# 4.4.5 APB2 Peripheral Reset Register (RCC\_APB2PRST)

Address offset: 0x0c





Bit Field	Name	Description
31:20	Reserved	Reserved, the reset value must be maintained.
19	SPI2RST	SPI2 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset SPI2
18	UART4RST	UART4 reset
		Set and cleared by
		software.
		0: Clear the reset
		1: Reset UART4
17	UART3RST	UART3 reset
		Set and cleared by
		software.
		0: Clear the reset
		1: Reset UART3
16:15	Reserved	Reserved, the reset value must be maintained.
14	USART1RST	USART1 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset USART1
13	TIM8RST	TIM8 timer
		reset
		Set and cleared by software.
		0: Clear the
		reset
		1: Reset TIM8 timer
12	SPI1RST	SPI1 reset
		Set and cleared by
		software.
		0: Clear the reset
		1: Reset SPI1
11	TIM1RST	TIM1 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM1 timer
10:2	Reserved	Reserved, the reset value must be maintained.
1	BEEPRST	BEEPER reset
		Set and cleared by
		software.
		0: Clear the reset
		1: Reset BEEPER



Bit Field	Name	Description
0	AFIORST	Alternate function IO reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset Alternate Function

# 4.4.6 APB1 Peripheral Reset Register (RCC\_APB1PRST)

Address offset: 0x10

31			29	28	27				23	22	21	20		18	17	16
	Reserve	ed		PWRRST		1	Reserved	1		I2C2RST	I2C1RST		Reserved	1	USART2 RST	Reserved
	•			rw					•	rw	rw			•	rw	
15				12	11	10			7	6	5	4	3	2	1	0
	R	eserved			WWDG RST		Rese	rved		COMP RST	Reserved	TIM6RST	TIM5RST	TIM4RST	TIM3RST	TIM2RST
					rw					rw		rw	rw	rw	rw	rw


Bit Field	Name	Description
31:29	Reserved	Reserved, the reset value must be maintained.
28	PWRRST	Power interface reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset the power interface
27:23	Reserved	Reserved, the reset value must be maintained.
22	I2C2RST	I2C2 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset I2C2
21	I2C1RST	I2C1 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset I2C1
20:18	Reserved	Reserved, the reset value must be maintained.
17	USART2RST	USART2 reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset USART2
16:12	Reserved	Reserved, the reset value must be maintained.
11	WWDGRST	Window watchdog reset
		Set and cleared by software.
		0: Clear the
		reset
		1: Reset window watchdog



Bit Field	Name	Description
10:7	Reserved	Reserved, the reset value must be maintained.
6	COMPRST	COMP reset
		Set and cleared by software.
		0: Clear the
		reset
		1: Reset COMP
5	Reserved	Reserved, the reset value must be maintained.
4	TIM6RST	TIM6 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM6 timer
3	TIM5RST	TIM5 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM5 timer
2	TIM4RST	TIM4 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM4 timer
1	TIM3RST	TIM3 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM3 timer
0	TIM2RST	TIM2 timer reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset TIM2 timer

# 4.4.7 AHB Peripheral Clock Enable Register (RCC\_AHBPCLKEN)

Address offset: 0x14



Bit Field	Name	Description
31:13	Reserved	Reserved, the reset value must be maintained.
12	ADCEN ADC interface clock enable	
		Set and cleared by software.



Bit Field	Name	Description
		0: ADC interface clock
		disabled
		1: ADC interface clock enabled
11	Reserved	Reserved, the reset value must be maintained.
10	IOPDEN	IO Port D clock enable
		Set and cleared by
		software.
		0: IO Port D clock disabled
		1: IO Port D clock enabled
9	IOPCEN	IO Port C clock enable
		Set and cleared by software.
		0: IO Port C clock
		disabled
		1: IO Port C clock enabled
8	IOPBEN	IO Port B clock enable
		Set and cleared by software.
		0: IO Port B clock
		disabled
		1: IO Port B clock enabled
7	IOPAEN	IO Port A clock enable
		Set and cleared by software.
		0: IO Port A clock
		disabled
		1: IO Port A clock enabled
6	CRCEN	CRC clock enable
		Set and cleared by software.
		0: CRC clock
		disabled
		1: CRC clock enabled
5	Reserved	Reserved, the reset value must be maintained.
4	FLITFEN	FLITF clock enable
		Set and cleared by software to disable/enable FLITF clock during SLEEP mode.
		0: FLITF clock disabled during SLEEP mode
		1: FLITF clock enabled during SLEEP mode
3	Reserved	Reserved
2	SRAMEN	SRAM interface clock enable
		Set and cleared by software to disable/enable SRAM interface clock during SLEEP
		mode.
		0: SRAM interface clock disabled during SLEEP mode.
		1: SRAM interface clock enabled during SLEEP mode
1	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description
0	DMAEN	DMA clock enable
		Set and cleared by
		software.
		0: DMA clock disabled
		1: DMA clock enabled

### 4.4.8 APB2 Peripheral Clock Enable Register (RCC\_APB2PCLKEN)

Address offset: 0x18

31											20	19	18	17	16
		1			Rese	erved	1	1		1		SPI2EN	UART4EN	UART3EN	Reserved
15	14	13	12	11	10							rw	rw 2	rw 1	0
Reserved	USART1 EN	TIM8EN	SPI1EN	TIM1EN			1		Reserved	1				BEEPEN	AFIOEN
	rw	rw	rw	rw										rw	rw


Bit Field	Name	Description
31:20	Reserved	Reserved, the reset value must be maintained.
19	SPI2EN	SPI2 clock enable
		Set and cleared by
		software.
		0: SPI2 clock disabled
		1: SPI2 clock enabled
18	UART4EN	UART4 clock enable
		Set and cleared by
		software.
		0: UART4 clock
		disabled
		1: UART4 clock enabled
17	UART3EN	UART3 clock enable
		Set and cleared by
		software.
		0: UART3 clock disabled
		1: UART3 clock enabled
16:15	Reserved	Reserved, the reset value must be maintained.
14	USART1EN	USART1 clock enable
		Set and cleared by
		software.
		0: USART1 clock disabled
		1: USART1 clock enabled



Bit Field	Name	Description
13	TIM8EN	TIM8 Timer clock enable
		Set and cleared by
		software.
		0: TIM8 timer clock disabled
		1: TIM8 timer clock enabled
12	SPI1EN	SPI1 clock enable
		Set and cleared by
		software.
		0: SPI1 clock
		disabled
		1: SPI1 clock enabled
11	TIM1EN	TIM1 timer clock enable
		Set and cleared by
		software.
		0: TIM1 timer clock disabled
		1: TIM1 timer clock enabled
10:2	Reserved	Reserved, the reset value must be maintained.
1	BEEPEN	BEEPER clock enable
		Set and cleared by
		software.
		0: BEEPER clock disabled
		1: BEEPER clock enabled
0	AFIOEN	Alternate function IO clock enable
		Set and cleared by software.
		0: Alternate Function IO clock disabled
		1: Alternate Function IO clock enabled

## 4.4.9 APB1 Peripheral Clock Enable Register (RCC\_APB1PCLKEN)

Address offset: 0x1c



Bit Field	Name	Description
31:29	Reserved	Reserved, the reset value must be maintained.
28	PWREN	Power interface clock enable
		Set and cleared by software.
		0: Power interface clock




Bit Field	Name	Description
		disabled
		1: Power interface clock enable
27:23	Reserved	Reserved, the reset value must be maintained.
22	I2C2EN	I2C2 clock
		enable
		Set and cleared by software.
		0: I2C2 clock disabled
		1: I2C2 clock enabled
21	I2C1EN	I2C1 clock enable
		Set and cleared by software.
		0: I2C1 clock
		disabled
		1: I2C1 clock enabled
20:18	Reserved	Reserved, the reset value must be maintained.
17	USART2EN	USART2 clock enable
		Set and cleared by software.
		0: USART2 clock
		disabled
		1: USART2 clock enabled
16:12	Reserved	Reserved, the reset value must be maintained.
11	WWDGEN	Window watchdog clock enable
		Set and cleared by software.
		0: Window watchdog clock
		disabled
		1: Window watchdog clock enabled
10:8	Reserved	Reserved, the reset value must be maintained.
7	COMPFILTEN	COMP Filter clock enable
		Set and cleared by
		software.
		0: COMP Filter clock disabled
		1: COMP Filter clock enabled
6	COMPEN	COMP clock enable
		Set and cleared by software.
		0: COMP clock
		disabled
		1: COMP clock enabled
5	Reserved	Reserved, the reset value must be maintained.
4	TIM6EN	TIM6 timer clock enable
		Set and cleared by
		software.
		0: TIM6 clock disabled
		1: TIM6 clock enabled



Bit Field	Name	Description
3	TIM5EN	TIM5 timer clock enable
		Set and cleared by software.
		0: TIM5 clock
		disabled
		1: TIM5 clock enabled
2	TIM4EN	TIM4 timer clock enable
		Set and cleared by software.
		0: TIM4 clock
		disabled
		1: TIM4 clock enabled
1	TIM3EN	TIM3 timer clock enable
		Set and cleared by software.
		0: TIM3 clock
		disabled
		1: TIM3 clock enabled
0	TIM2EN	TIM2 timer clock enable
		Set and cleared by software.
		0: TIM2 clock
		disabled
		1: TIM2 clock enabled

# 4.4.10 Backup Domain Control Register (RCC\_BDCTRL)

Address offset: 0x20



Bit Field	Name	Description	
31:17	Reserved	Reserved, the reset value must be maintained.	
16	BDSFTRST	Backup domain software reset	
		Set and cleared by software.	
		0: Clear the reset	
		1: Reset the entire backup domain	
15	RTCEN	RTC clock enable	
		Set and cleared by software.	
		0: Disable RTC clock	
		1: Enable RTC clock	
14:10	Reserved	Reserved, the reset value must be maintained.	



Bit Field	Name	Description
9:8	RTCSEL[1:0]	RTC clock source selection
		Set by software to select RTC clock source. Once the RTC clock source is selected,
		it cannot be changed until the next backup domain is reset. These bits can be reset
		by setting the BDSFTRST bit.
		00: No clock
		01: LSE oscillator selected as RTC clock
		10: LSI oscillator selected as RTC clock
		11: HSE oscillator divided by 128 selected as RTC clock
7:5	Reserved	Reserved, the reset value must be maintained.
4	LSECLKSSF	CSS flag on LSE failure Detection
		Set by hardware to indicate when a failure has been detected by the Clock Security
		System on LSE
		0: No failure detected on LSE
		1: Failure detected on LSE
3	LSECLKSSEN	LSE failure detection enable
		1 : Enable LSE failure
		detection
		0 : Disable LSE failure detection
2	LSEBP	External low-speed oscillator bypass
		In debug mode, set and cleared by software to bypass oscillator. This bit can only
		be written when the external low-speed oscillator is disabled.
		0: LSE oscillator not bypassed
		1: LSE oscillator bypassed
1	LSERD	External low-speed clock oscillator ready
		Set and cleared by hardware to indicate if the LSE oscillator is ready. After the
		LSEEN bit is cleared, LSERD goes low after 6 cycles of the LSE clock.
		0: External low-speed oscillator not ready
		1: External low-speed oscillator ready
0	LSEEN	External low-speed clock oscillator enable
		Set and cleared by software.
		0: Disable the external low-speed oscillator
		1: Enable the external low-speed oscillator.

Note: the LSEEN, LSEBP, LSECLKSSEN RTCSEL and RTCEN bits in the Backup Domain Control Register (RCC\_BDCTRL) are in the backup domain. Therefore, these bits are write-protected after reset, and can only be changed after the PWR\_CTRL.DBKP bit is set. These bits can only be cleared by the backup domain reset. Any internal or external reset will not affect these bits.

### 4.4.11 Clock Control/Status Register (RCC\_CTRLSTS)

Address offset: 0x24

Reset value: 0x0c000003



31	30	29	28	27	26	25	24	23	22	21	20			16
LPWR RSTF	WWDG RSTF	IWDG RSTF	SFT RSTF	POR RSTF	PINRSTF	MMU RSTF	RMRSTF	Rese	rved	BKP EMCF		Reserved		
r 15	r	r	r	r	r	r	rw			r		2	1	0
		1	1	1		Res	erved						LSIRD	LSIEN
													r	rw


Bit Field	Name	Description
31	LPWRRSTF	Low power reset flag
		Set by hardware when a low-power management reset occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No low-power management reset occurred
		1: A low-power management reset occurred
30	WWDGRSTF	Window watchdog reset flag
		Set by hardware when a window watchdog reset occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No windowed watchdog reset occurred
		1: Window watchdog reset occurred
29	IWDGRSTF	Independent watchdog reset flag
		Set by hardware when an independent watchdog reset occurs
		Cleared by software by writing to the RMRSTF bit.
		0: No independent watchdog reset occurred
		1: Independent watchdog reset occurred
28	SFTRSTF	Software reset flag
		Set by hardware when a software reset occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No software reset occurred
		1: Software reset occurred
27	PORRSTF	Power-on/power-down reset flag
		Set by hardware when a power-on/power-down reset occurs
		Cleared by software by writing to the RMRSTF bit.
		0: No power on/power off reset occurred
		1: Power-on/power-off reset occurred
26	PINRSTF	External pin reset flag
		Set by hardware when a reset from the NRST pin occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No NRST pin reset occurred
		1: NRST pin reset occurred
25	MMURSTF	MMU reset flag
		Set by hardware when MMU reset occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No MMU reset occurred
		1: MMU reset occurred
24	RMRSTF	Clear the reset flag



Bit Field	Name	Description
		Set by the software to clear the reset flag.
		0: No effect
		1: Clear the reset flag
23:22	Reserved	Reserved, the reset value must be maintained.
21	BKPEMCF	Backup domain EMC reset flag
		Set by hardware when a backup domain EMC reset occurs.
		Cleared by software by writing to the RMRSTF bit.
		0: No backup domain EMC reset occurred
		1: Backup domain EMC reset occurred
20:2	Reserved	Reserved, the reset value must be maintained.
1	LSIRD	Internal low-speed oscillator ready
		Set and cleared by hardware to indicate if the internal RC 40 KHz oscillator is
		ready. After LSIEN is cleared, LSIRD goes low after 3 internal RC 40 KHz
		oscillator clock cycles.
		0: Internal 40KHz RC oscillator clock not ready
		1: Internal 40KHz RC oscillator clock ready
0	LSIEN	Internal low-speed oscillator enable
		Set and cleared by software.
		0: Disable the internal RC 40 kHz oscillator
l		1: Enable the internal RC 40 kHz oscillator

# 4.4.12 AHB Peripheral Reset Register (RCC\_AHBPRST)

Address offset: 0x28




Bit Field	Name	Description
31:13	Reserved	Reserved, the reset value must be maintained.
12	ADCRST	ADC interface reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset ADC interface
11	Reserved	Reserved, the reset value must be maintained.
10	IOPDRST	IO Port D reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset IO Port D Block



Bit Field	Name	Description
9	IOPCRST	IO Port C reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset IO Port C Block
8	IOPBRST	IO Port B reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset IO Port B Block
7	IOPARST	IO Port A reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset IO Port A Block
6:0	Reserved	Reserved, the reset value must be maintained.

# 4.4.13 Clock Configuration Register 2 (RCC\_CFG2)

Address offset: 0x2c



Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained.
29	TIMCLKSEL	TIM1/8 clock source selection
		Set and cleared by software.
		0: if APB2 Prescaler is 1,PCLK2 is selected as TIM1/8 clock source ;Otherwise,
		PCLK2 × 2 is selected as TIM1/8 clock source.
		1: SYSCLK input clock is selected as TIM1/8 clock source.
28:16	Reserved	Reserved, the reset value must be maintained.
15:11	ADC1MPRES[4:0]	ADC 1M clock prescaler
		Set and cleared by software to configure the division factor of ADC 1M clock
		source.
		00000: ADC 1M clock source not divided
		00001: ADC 1M clock source divided by 2
		00010: ADC 1M clock source divided by 3
		11110: ADC 1M clock source divided by 31
		11111: ADC 1M clock source divided by 32
10	ADC1MSEL	ADC 1M clock source selection




Bit Field	Name	Description
		Set and cleared by software.
		0: HSI oscillator clock selected as the input clock of ADC 1M
		1: HSE oscillator clock selected as the input clock of ADC 1M
		Note:when switching the ADC 1M clock source, you need to ensure that the HSI
		clock is turned on
9	Reserved	Reserved, the reset value must be maintained.
8:4	ADCPLLPRES[4:0]	ADC PLL prescaler
		Set and cleared by software to configure the division factor from the PLL clock to
		the ADC.
		0xxxx: ADC PLL clock is disabled
		10000: PLL clock not divided
		10001: PLL clock divided by 2
		10010: PLL clock divided by 4
		10011: PLL clock divided by 6
		10100: PLL clock divided by 8
		10101: PLL clock divided by 10
		10110: PLL clock divided by 12
		10111: PLL clock divided by 16
		11000: PLL clock divided by 32
		11001: PLL clock divided by 64
		11010: PLL clock divided by 128
		11011: PLL clock divided by 256
		Others: PLL clock divided by 256
3:0	ADCHPRES[3:0]	ADC HCLK prescaler
		Set and cleared by software to configure the division factor from the HCLK clock
		to the ADC.
		0000: HCLK clock not divided
		0001: HCLK clock divided by 2
		0010: HCLK clock divided by 4
		0011: HCLK clock divided by 6
		0100: HCLK clock divided by 8
		0101: HCLK clock divided by 10
		0110: HCLK clock divided by 12
		0111: HCLK clock divided by 16
		1000: HCLK clock divided by 32
		Others: HCLK clock divided by 32

## 4.4.14 Retention Domain Control Register (RCC\_RDCTRL)

Address offset: 0x34






Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained.
10	LPTIMERRST	LPTIMER reset
		Set and cleared by software.
		0: Clear the reset
		1: Reset LPTIMER
9:7	Reserved	Reserved, the reset value must be maintained.
6	LPTIMEN	LPTIMER Clock Enable
		Set and cleared by
		software.
		0: LPTIMER Clock
		disabled
		1: LPTIMER Clock enabled
5:3	Reserved	Reserved, the reset value must be maintained.
2:0	LPTIMSEL[2:0]	Low-power Timer clock source selection bits.
		This bits is set and cleared by
		software
		000: APB clock selected as LP Timer clock
		001: LSI clock selected as LP Timer clock
		010: HSI clock selected as LP Timer clock
		011: LSE clock selected as LP Timer clock

# 4.4.15 PLL and HSI Configuration Register (RCC\_PLLHSIPRE)

Address offset: 0x40



Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained.
0	PLLHSIPRE	HSI prescaler for PLL input
		Set and cleared by software to divide HSI before PLL entry. This bit can be



Bit Field	Name	Description
		written only when PLL is disabled.
		0: HSI clock not
		divided
		1: HSI clock divided by 2

# 4.4.16 AHB Peripheral Clock Enable Register 1 (RCC\_AHB1CLKEN)

Address offset: 0x80

Reset value: 0x0000 003E

31															16
			I	1	'		Rese	rved	•	I	•	•	1		'
			l	I			<u> </u>		1	l	I	1	1	1	
15														1	0
	1	1	1	1		ı	Reserved			1	1		1		ADCHCLK EN
			•	•						•	•		•		

rw

Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained.
0	ADCHCLKEN	ADC_HCLK interface clock enable
		Set and cleared by software.
		0: ADC_HCLK interface clock disabled
		1: ADC_HCLK interface clock enabled



### 5 GPIO and AFIO

### 5.1 Summary

This design supports 40 GPIO, divided into 4 groups (GPIOA/GPIOB/GPIOC/GPIOD). GPIOA and GPIOB each have 16 pins. GPIOC has 3 pins and GPIOD has 5 pins. Each GPIO pin can be configured by software as output (push-pull or open drain), input (with or without pull-up or pull-down) or alternate peripheral function ports (output/input). Most GPIO pins are shared with digital or analog alternate peripherals, some I/O pins are also reused with clock pins. Except for ports with analog input function, all GPIO pins have the ability to pass through a large current.

GPIO ports have the following characteristics:

- Each GPIO port can be individually configured into multiple modes by software
  - Input floating
  - Input pull-up (Weak pull-up, typical 50K)
  - Input pull-down (Weak pull-down, typical 50K)
  - Analog function
  - Open drain output
  - Push-pull output
  - Push-pull alternate function
  - Open-drain alternate function
- Individual bit set or bit clear function
- All I/O supports external interrupt function
- Support software remapping I/O alternate function
- Support GPIO lock mechanism, reset the lock state to clear

Each I/O port bit is easily programmed and the I/O port register can be accessed as 32-bit word, half-word or byte since it is an AHB interface. The following figure shows the basic structure of an I/O port. The purpose of the GPIOx PBSC and GPIOx PBC registers is to allow atomic read/modify to access any of the GPIOx POD registers. In this way, there is no risk of an IRQ occurring between the read and the modify access.

Email: sales@nsing.com.sg






Figure 5-1 5V Tolerant I/O Structure

## 5.2 I/O Function Description

### 5.2.1 I/O Mode Configuration

The I/O port mode can be configured through the registers GPIOx\_PMODE (x=A to D), GPIOx\_POTYPE (x=A to D) and GPIOx\_PUPD (x=A to D). The I/O configurations in different operation modes are shown in the following table:

PMODE[1:0]	РОТУРЕ	PUPD[1:0]		I/O Configuration
	0	0	0	General-purpose output push-pull
	0	0	1	General-purpose output push-pull + pull-up
	0	1	0	General-purpose output push-pull + pull-down
01	0	1	1	Reserved
01	1	0	0	General-purpose output open-drain
	1	0	1	General-purpose output open-drain + pull-up
	1	1	0	General-purpose output open-drain + pull-down
	1	1	1	Reserved
	0	0	0	Alternate function push-pull
	0	0	1	Alternate function push-pull + pull-up
	0	1	0	Alternate function push-pull + pull-down
10	0	1	1	Reserved
	1	0	0	Alternate function open-drain
	1	0	1	Alternate function open-drain + pull-up
	1	1	0	Alternate function open-drain + pull-down

**Table 5-1 I/O Port Configuration Table** 



PMODE[1:0]	РОТУРЕ	PUPD[1:0]		I/O Configuration		
	1	1	1	Reserved		
	X	0	0	Input floating		
00	X	0	1	Input pull-up		
00	X	1	0	Input pull-down		
	X	1	1	Reserved		
	X	0	0	Analog		
11	X	0	1			
11	Х	1	0	Reserved		
	Х	1	1			

The input and output characteristics of I/O under different configurations are shown in the following table:

Table 5-2 I/O List Of Functional Features Of The Pin

Feature	GPIO Input	GPIO Output	Analog	Alternate Function
Output buffer	Disabled	Enabled	Disabled	Automatic configuration from CPU according to peripheral function
Schmitt trigger	Enabled	Enabled	Disabled, Output is forced to 0(ToCore)	Automatic configuration from CPU according to peripheral function
PULL UP/DOWN/FLOATING	Configured	Disabled	Disabled	Automatic matching according to peripheral function
OPEN DRAIN	Disabled	Can be configured, GPIO output 0 when output data is "0", high resistance of GPIO when "1"	Disabled	Can be configured, GPIO output 0 when output data is "0", high resistance of GPIO when "1"
PUSH PULL MODE	Disabled	Can be configured, GPIO output 0 when	Disabled	Can be configured,



Feature	CDIO Innut	CDIO Output	Analog	Alternate
reature	GPIO Input	GPIO Output	Analog	Function
		output data is "0",		GPIO output 0
		GPIO output 1 when		when output
		output data is "1"		data is "0",
				GPIO output 1
				when output
				data is "1"
Innut data magistan (I/O status)	Readable-I/O status	Readable-I/O status	Reads out 0 (SCHMT OFF)	Readable-I/O
Input data register (I/O status)	Readable-1/O status	Readable-I/O status	Reads out 0 (SCHWIT OFF)	status
Output data magistan(Output valua)	Invalid last weitten	Readable and written	Invalid-last written value	Invalid-last
Output data register(Output value)	Invalid-last written	Readable and Written	mvand-iasi whiten value	written value

#### **5.2.1.1** Alternate function output mode

When the I/O port is configured as alternate function mode:

- In an open drain or push-pull configuration, the output buffer is turned on.
- Output is driven by the signal coming from the peripheral.
- The schmitt trigger input is activated.
- Weak pull-up and pull-down resistance are enabled/disabled.
- During each AHB clock cycle, the data that appears on the I/O pin is sampled into the input data register.
- In open drain mode, the I/O state can be obtained by reading the input data register.
- In push-pull mode, the read access to the output data register gets the last written value.

Output driver

Output data register

Read / Write
From on-chip peripheral

Alternate function output

Input data register

Output data register

Push-pull or open-drain Vs

Input data register

TTL Schmitt trigger

TTL Schmitt trigger

Figure 5-2 Alternate Function Mode




#### **5.2.1.2** Input mode

When the I / O port is configured as input mode:

- Output buffer is disabled
- The schmitt trigger input is activated.
- Depending on the input configuration (pull-up, pull-down, or floating), the weak pull-up and pull-down resistance are connected.
- The data that appears on the I/O pin is sampled to the input data register on each AHB clock
- Read access to the input data register can get I/O status

Figure 5-3 Input Floating / Pull-Up / Pull-Down Configuration Mode.



### 5.2.1.3 Output mode

When the I/O port is configured as output mode:

- The output buffer is activated
  - Open drain mode: 0 on the output register activates NMOS, while 1 on the output register puts the port in a high resistance state (PMOS is never activated).
  - Push-pull mode: 0 on the output register activates NMOS, while 1 on the output register activates PMOS.
- The schmitt trigger input is activated.
- Weak pull-up and pull-down resistance are enabled/disabled.
- The data that appears on the I/O pin is sampled to the input data register on each AHB clock.
- In open drain mode, the I/O state can be obtained by reading the input data register.
- In push-pull mode, the read access to the output data register gets the last written value.







Figure 5-4 Output Mode

### 5.2.1.4 Analog mode

When the I/O port is programmed as analog mode:

- The output buffer is disabled.
- The schmitt trigger input is de-activated providing zero consumption for every analog value of the I/O pin. The output of the schmitt trigger is forced to a constant value (0).
- The weak pull-up and pull-down resistors are disabled.
- Read access to the input data register gets the value "0".

Figure 5-5 Analog Input Configuration With High Impedance





#### **5.2.2** Status After Reset

During reset or just after reset, the alternate functions are not active, and the I/O ports are configured as analog mode (GPIOx PMODE.PMODEy [1:0] = 11b). However, there are some exception of the I/O ports below.

**Table 5-3 Special Pins After Reset** 

Tssop20	Qfn20	Qfn28	Lqfp32	Lqfp48	Pin Name	Type(1)	Mode	Comments
19	16	21	23	34	PA13	I/O	Input pull up	SWDIO-
19	10	21	23	34	rais	1/0	Input pull-up	JTMS
20	17	22	24	37	PA14	I/O	Innut mult down	SWCLK-
20	1 /	22	2 <del>4</del>	37	PA14	1/0	Input pull-down	JTCK
-	-	23	25	38	PA15	I/O	Input pull-up	JTDI
-	-	24	26	39	PB3	I/O	Output	JTDO
1	20	1	31	44	BOOT0/PD0	I/O	Input pull-down	ВООТ0
-	-	25	27	40	PB4	I/O	Input pull-up	NJTRST

- BOOT0/PD0 input pull-down by default
- NRST has no GPIO function by default. As an analog pin, it has no digital control
- After the reset, the SWD\_JTAG pins related to the debugging system are enabled by default, and the JTAG pin
  is placed on the input pull-up or pull-down mode
  - PA15: JTDI input pull-up
  - PA14: JTCK input pull-down
  - PA13: JTMS input pull-up
  - PB4: NJTRST input pull-up
- PC13, PC14, PC15:
  - PC13, PC14 and PC15 are the three I/O pins in the BKP power domain.
  - The subsequent alternate status is dependent on the BKP domain register configuration. They only need to
    operate with M4 on GPIO mode, so the GPIO logic and core are in the main power domain, and the alternate
    function is in the BKP domain.

### 5.2.3 Individual Bit Setting and Bit Clearing

By writing '1' to the bit in the set register (GPIOx\_PBSC) and reset register (GPIOx\_PBC), the individual bit operation of the data register (GPIOx\_POD) can be realized, and one or more bits can be set/reset. The bit written with '1' is set or cleared accordingly, and the bit not written with '1' will not be changed. The software does not need to disable interrupts, and is completed in a single AHB write operation.

### 5.2.4 External Interrupt /Wakeup Line

All ports have external interrupt capabilities that can be configured in the EXTI module.



- In order to use an external interrupt line, the port must be configured in input mode.
- All ports can be configured for SLEEP/STOP2 and STOP0 mode wake-up function through positive or negative
  edge triggered interrupts.
- All the I/O ports are connected to 16 external interrupt/event lines as shown in Figure 5-6, and the corresponding control is configured by the register AFIO\_EXTI\_CFGx.




Figure 5-6 EXTI Global Interrupts

#### **5.2.5** Alternate Function

When I/O ports are configured for alternate function mode, the port bit configuration register (GPIOx\_AFL/GPIOx\_AFH) and output type register (GPIOx\_POTYPE configuration push-pull or open-drain) must be programmed before use, alternate input or output is determined by the peripheral.



#### 5.2.5.1 Clock output MCO

The microcontroller allows to output the clock signals to the external MCO pin (PA8/PA9). The corresponding GPIO port register must be configured to alternate function mode. The following six clock signals can be selected as MCO clocks, and the clock selection is controlled by the clock configuration register RCC CFG.MCO[26:23] bits:

- LSI
- LSE
- SYSCLK
- HSI
- HSE
- PLL divided clock

#### **5.2.5.2** RTC-IOM interface

The RTC and IOM interface supports the following functions:

- Tamper1: PC13
- Tamper2: PA0
- Tamper3: PA8
- Time-stamp Any port that is configured as EXTI line can be configured for RTC-Timestamp.

#### Note:

- (1) The Timestamp event in pins other than PC13, PC14 and PC15 can be configured through EXTI inputs only.
- (2) However, the pins PC13, PC14 and PC15 can be configured to support timestamp in STANDBY mode.
- (3) In STANDBY mode, the pins PC13, PC14 and PC15 are active and to support timestamp through these pins apart from EXTI input lines, configuration through GPIOC AFH. AFSELy bits for these pins are added.

#### 5.2.5.3 PC13-PC15 (BKP) functional description

PC13, PC14 and PC15 pins are located in the BKP power domain and can be used in the GPIO mode or in the functional mode.

The following functions are assigned to these pins in functional mode:

- GPIO PC14 and PC15 can be used as GPIO, LSE oscillator pins and timestamp input.
- PC13 can be used as GPIO, tamper input, timestamp input, RTC output and STANDBY wakeup source.

#### 5.2.5.4 HSE pins used as GPIO ports

OSC\_IN and OSC\_OUT of HSE are mapped to PD14 and PD15 respectively,. If HSE is off, the corresponding pin can be used as GPIO. If HSE is on, the corresponding pin goes into analog mode and bypasses the GPIO configuration.

The crystal oscillator is configured as user external clock mode, the pin remains as clock input, and OSC\_OUT can still be used as normal GPIO.

PB4



#### 5.2.5.5 LSE pins used as GPIO ports

OSC32\_IN and OSC32\_OUT of LSE are mapped to PC14 and PC15 respectively. If LSE is off, the corresponding pin can be used as GPIO. If LSE is on, the corresponding pin goes into analog mode and bypasses the GPIO configuration.

The crystal oscillator is configured as user external clock mode, the pin remains as clock input, and OSC32\_OUT cann't be used as normal GPIO.

#### 5.2.5.6 JTAG/SWD alternate function

**NJTRST** 

The chip power-on default enables the SWD-JTAG debug interface, and the interface signal is mapped to the GPIO port, as shown in the following table.

 Debug Signal
 GPIO

 JTMS/SWDIO
 PA13

 JTCK/SWCLK
 PA14

 JTDI
 PA15

 JTDO
 PB3

**Table 5-4 Debug Interface Signal** 

If you need to use its GPIO function during debugging, you can change the above remapping configuration by setting the alternate remapping and debugging I/O configuration registers (GPIOx\_AFL or GPIOx\_AFH). Refer to the table below.

**SWD-JTAG I/O Pin Allocation Possible Debug Ports For** PA13/JTMS/ PA14/ JTCK/ PA15/JTDI PB3/JTDO PB4/ NJTRST **SWDIO SWCLK** Complete SWJ(JTAG-DP+SW-DP) I/O is not available (reset state) available available available available Complete SWJ(JTAG-DP+SW-DP) I/O is not I/O is not I/O is not I/O is not available I/O available But there is no NJTRST. available available available I/O is not I/O is not Turn off JTAG-DP and enable SW-DP. I/O available I/O available I/O available available available Turn off JTAG-DP and SW-DP. I/O available I/O available I/O available I/O available I/O available

**Table 5-5 Debug Port Image** 

Internal pull-up and pull-down on JTAG pins:

It is necessary to ensure that the JTAG input pins are not floating since they are directly connected to flip-flops to control the debug mode features. Special care must be taken with. The JTCK/SWCLK pin which is directly connected to the clock of some of these flip-flops.

To avoid any uncontrolled I/O levels, the device embeds internal pull-ups and pull-downs on the JTAG input pins:



NJTRST: internal pull-up

• JTDI: internal pull-up

• JTMS/SWDIO: internal pull-up

• JTCK/SWCLK: internal pull-down

### 5.2.5.7 ADC external trigger alternate function remapping

The external trigger source of injection conversion and regular conversion of ADC supports remapping. See alternate remapping and debug I/O configuration register (AFIO RMP CFG).

Table 5-6 ADC External Trigger Injected Conversion Alternate Function Remapping

Alternate Function	ADC_ETRI = 0	ADC_ETRI = 1
ADC external trigger injected conversion	The ADC external trigger injected	The ADC external event injected conversion
	conversion is connected to EXTI (0-15).	is connected to TIM8_Channel4

Table 5-7 ADC External Trigger Regular Conversion Alternate Function Remapping

Alternate fFunction	$ADC\_ETRR = 0$	ADC_ETRR = 1
ADC 4 14 1	The ADC external trigger regular	The ADC external event regular conversion
ADC external trigger regular conversion	conversion is connected to EXTI (0-15).	is connected to TIM8_TRGO.

### 5.2.5.8 TIMx alternate function remapping

#### 5.2.5.8.1 TIM1 alternate function remapping

**Table 5-8 TIM1 Alternate Function Remapping** 

Alternate Function	Pin	Remap
TIM1_ETR	PA12	AF3
	PA8	AF3
TIM1_CH1	PA0	AF10
	PB14	AF10
TIME CHO	PA9	AF3
TIM1_CH2	PA8	AF8
TIM1_CH3	PA10	AF3
	PA7	AF2
TIM1 CHA	PA11	AF3
TIM1_CH4	PB6	AF7
	PB9	AF10
	PA10	AF2
TIMI DIVINI	PA6	AF6
TIM1_BKIN	PB4	AF6
	PB12	AF6
	PB13	AF3
TIM1_CH1N	PA1	AF2
	PA7	AF6



Alternate Function	Pin	Remap
	PC13	AF2
	PB14	AF3
	PB0	AF6
TIM1 CHON	PA6	AF2
TIM1_CH2N	PB6	AF8
	PB15	AF10
	PD15	AF8
	PB15	AF3
TIM1_CH3N	PB1	AF6
	PA9	AF2
	PD14	AF2
TIM1_CH4N	PB2	AF6
	PB7	AF7

## 5.2.5.8.2 TIM2 alternate function remapping

#### **Table 5-9 TIM2 Alternate Function Remapping**

Alternate Function	Pin	Remap
TIN 10 FTFD	PA0	AF6
TIM2_ETR	PA15	AF3
TIM2 CILI	PA0	AF3
TIM2_CH1	PA15	AF6
TIM2_CH2	PA1	AF3
	PB3	AF3
TIM2_CH3	PA2	AF3
	PB10	AF3
TIM2_CH4	PB11	AF3

### 5.2.5.8.3 TIM3 alternate function remapping

## Table 5-10 TIM3 Alternate Function Remapping

Alternate Function	Pin	Remap
TIM3_ETR	PB2	AF13
TIM2 CHI	PA6	AF3
TIM3_CH1	PB4	AF3
TIM2 CH2	PA7	AF3
TIM3_CH2	PB5	AF5
TIM3_CH3	PB0	AF3
TIM3_CH4	PB1	AF3

### 5.2.5.8.4 TIM4 alternate function remapping

Table 5-11 TIM4 Alternate Function Remapping



TIM4_ETR	PA11	AF9
THM4_ETK	PB10	AF13
TIMA CHI	PB6	AF3
TIM4_CH1	PA7	AF9
TIM4_CH2	PB7	AF3
	PB1	AF10
TIM4_CH3	PA4	AF6
	PB8	AF3
TIM4_CH4	PA5	AF6
	PB9	AF3

## 5.2.5.8.5 TIM5 alternate function remapping

Table 5-12 TIM5 Alternate Function Remapping

Alternate Function	Pin	Remap
TD45 GH	PB12	AF13
TIM5_CH1	PA0	AF2
TV 15 GV2	PB13	AF13
TIM5_CH2	PA1	AF8
TIM5_CH3	PA2	AF7
TIM5_CH4	PA3	AF8

## 5.2.5.8.6 TIM8 alternate function remapping

Table 5-13 TIM8 Alternate Function Remapping

Alternate Function	Pin	Remap
TIMO ETD	PA0	AF8
TIM8_ETR	PB7	AF13
TD40 CH1	PA2	AF9
TIM8_CH1	PB14	AF13
TD 40, CH2	PA3	AF10
TIM8_CH2	PB15	AF13
	PA4	AF9
TID 40, CH2	PA6	AF9
TIM8_CH3	PB4	AF10
	PB8	AF10
TD40 CH4	PA5	AF9
TIM8_CH4	PB5	AF10
	PA6	AF7
TIMO DVINI	PA2	AF10
TIM8_BKIN	PA9	AF10
	PB5	AF13
TIMO CHIN	PA7	AF7
TIM8_CH1N	PA15	AF11



Alternate Function	Pin	Remap
	PB15	AF8
TIM8_CH2N	PB0	AF8
	PB3	AF8
TIM8_CH3N	PB1	AF1
	PB6	AF13

## 5.2.5.8.7 LPTIM alternate function remapping

#### **Table 5-14 LPTIM Alternate Function Remapping**

Alternate Function	Pin	Remap
I DED ( DVI	PA5	AF12
LPTIM_IN1	PB5	AF3
LPTIM_IN2	PA9	AF12
	PB7	AF6
LPTIM_OUT	PA4	AF12
	PB2	AF3
LPTIM_ETR	PA10	AF12
	PB6	AF9

## 5.2.5.9 USARTx alternate function remapping

### 5.2.5.9.1 USART1 alternate function remapping

Table 5-15 USART1 Alternate Function Remapping

Alternate Function	Pin	Remap
USART1_CTS	PA11	AF5
USART1_RTS	PA12	AF5
	PA4	AF2
LICADTI TV	PA9	AF5
USART1_TX	PB6	AF1
	PB8	AF1
USART1_RX	PA5	AF5
	PA10	AF5
	PB7	AF1
USART1_CK	PA8	AF5



## 5.2.5.9.2 USART2 alternate function remapping

Table 5-16 USART2 Alternate Function Remapping

Alternate Function	Pin	Remap
LIGATED CITY	PA0	AF5
USART2_CTS	PA15	AF7
LICARTA PTC	PA1	AF5
USART2_RTS	PB3	AF5
	PA2	AF5
LICARTA TV	PA6	AF11
USART2_TX	PB4	AF5
	PD14	AF4
	PA3	AF5
LICARTA DV	PA7	AF11
USART2_RX	PB5	AF7
	PD15	AF4
USART2_CK	PA4	AF5
	PA14	AF5

### **5.2.5.10** UARTx alternate function remapping

### 5.2.5.10.1 UART3 alternate function remapping

**Table 5-17 UART3 Alternate Function Remapping** 

Alternate Function	Pin	Remap
UART3_TX	PB4	AF7
	PB8	AF7
	PB10	AF10
UART3_RX	PB5	AF8
	PB9	AF7
	PB11	AF10

### 5.2.5.10.2 UART4 alternate function remapping

Table 5-18 UART4 Alternate Function Remapping

Alternate Function	Pin	Remap
UART4_TX	PA0	AF11
	PB0	AF7
	PB14	AF7
	PD13	AF6
UART4_RX	PB1	AF7
	PB15	AF7
	PD12	AF6



## 5.2.5.11 I2C alternate function remapping

## 5.2.5.11.1 I2C1 alternate function remapping

Table 5-19 I2C1 Alternate Function Remapping

Alternate Function	Pin	Remap
	PA4	AF8
	PA15	AF8
I2C1_SCL	PB6	AF2
	PB8	AF5
	PD13	AF7
I2C1_SDA	PA5	AF8
	PA14	AF8
	PB7	AF2
	PB9	AF5
	PD12	AF7
I2C1_SMBA	PB5	AF2

## 5.2.5.11.2 I2C2 alternate function remapping

**Table 5-20 I2C2 Alternate Function Remapping** 

Alternate Function	Pin	Remap
	PA3	AF6
	PA9	AF7
I2C2_SCL	PB10	AF7
	PB13	AF6
	PD15	AF6
	PA2	AF6
	PA10	AF7
1202 SDA	PA8	AF7
I2C2_SDA	PB11	AF7
	PB14	AF6
	PD14	AF6
I2C2_SMBA	PB12	AF9
	PA8	AF2



## 5.2.5.12 SPI/I<sup>2</sup>S alternate function remapping

# 5.2.5.12.1 SPI1/I2S1 alternate function remapping

Table 5-21 SPI1/I2S1 Alternate Function Remapping

Alternate Function	Pin	Remap
	PA1	AF1
	PA4	AF1
SPI1_I2S1_NSS_WS	PA8	AF6
	PA15	AF1
	PB6	AF5
	PA5	AF1
CDIT 12C1 CCV CV	PA10	AF1
SPI1_I2S1_SCK_CK	PB3	AF2
	PB1	AF5
SPI1_I2S1_MISO_MCK	PA0	AF1
	PA6	AF1
	PB4	AF2
CDI 12C1 MOCL CD	PA7	AF1
SPI1_I2S1_MOSI_SD	PB5	AF1

### 5.2.5.12.2 SPI2/I2S2 alternate function remapping

Table 5-22 SPI2/I2S2 Alternate Function Remapping

Alternate Function	Pin	Remap
	PA4	AF3
CDI2 12C2 NICE WIC	PA13	AF6
SPI2_I2S2_NSS_WS	PA15	AF2
	PB12	AF1
	PA10	AF6
CDIA 13CA COV OV	PB6	AF6
SPI2_I2S2_SCK_CK	PB13	AF1
	PD12	AF5
	PA9	AF1
	PA11	AF1
SPI2_I2S2_MISO_MCK	PA13	AF1
	PB7	AF5
	PB14	AF1
	PA12	AF1
CDI2 12C2 MOSI SD	PA14	AF1
SPI2_I2S2_MOSI_SD	PB1	AF2
	PB15	AF1



## 5.2.5.13 COMP alternate function remapping

#### 5.2.5.13.1 COMP1 alternate function remapping

Table 5-23 COMP1 Alternate Function Remapping

Alternate Function	Pin	Remap
COMP1_OUT	PA0	AF9
	PA11	AF8
	PB6	AF10
	PB8	AF8

### 5.2.5.13.2 COMP2 alternate function remapping

#### **Table 5-24 COMP2 Alternate Function Remapping**

Alternate function	Pin	Remap
COMP2_OUT	PA2	AF8
	PA6	AF8
	PA7	AF8
	PA12	AF8
	PA14	AF9
	PB9	AF8

### 5.2.5.13.3 COMP3 alternate function remapping

#### **Table 5-25 COMP3 Alternate Function Remapping**

Alternate Function	Pin	Remap
COMP3_OUT	PA6	AF10
	PA8	AF10
	PA10	AF10
	PB4	AF11
	PB10	AF11

### **5.2.5.14 EVENTOUT alternate function remapping**

#### **Table 5-26 EVENTOUT Alternate Function Remapping**

Alternate Function	Pin	Remap
EVENTOUT	PA0~PA15	AF4
	PB0~PB15	AF4
	PC13	AF4
	PD12~PD13	AF4

#### **5.2.5.15** BEEPER alternate function remapping

#### **Table 5-27 BEEPER Alternate Function Remapping**

Alternate Function	Pin	Remap
BEEPER_OUT_P	PA6	AF12
	PB6	AF12



Alternate Function	Pin	Remap
BEEPER_OUT_N	PA7	AF12
	PB7	AF12

#### **5.2.5.16 JTAG/SWD** alternate function remapping

#### Table 5-28 JTAG/SWD Alternate Function Remapping

Alternate Function	Pin	Remap
JTMS/SWDIO	PA13	AF0
JTCK/SWCLK	PA14	AF0
JTDI	PA15	AF0
JTDO	PB3	AF0
NJTRST	PB4	AF0

### **5.2.5.17** TIMESTAMP alternate function remapping

#### Table 5-29 TIMESTAMP Alternate Function Remapping

Alternate Function	Pin	Remap
TIMESTAMP	PC13	AF9
	PC14	AF9
	PC15	AF9

### 5.2.5.18 RTC\_REFIN alternate function remapping

#### Table 5-30 RTC\_REFIN Alternate Function Remapping

Alternate Function	Pin	Remap
RTC_REFIN	PB15	AF9
	PA10	AF9

#### 5.2.5.19 MCO alternate function remapping

#### **Table 5-31 MCO Alternate Function Remapping**

Alternate Function	Pin	Remap
МСО	PA8	AF9
	PA9	AF9

## 5.2.6 I/O Configuration Of Peripherals

#### Table 5-32 ADC

ADC Pin	GPIO Configuration
ADC	Analog mode

#### Table 5-33 TIM1/TIM8

TIM Pin	Configuration	PIN Configuration Mode
TIM1/9 CHy	Channel x input capture	Alternate function push-pull
TIM1/8_CHx	Output compare channel x	Alternate function push-pull
TIM1/8_CHxN	Complementary output channel x	Alternate function push-pull



TIM Pin	Configuration	PIN Configuration Mode
TIM1/8_BKIN	Brake input	Alternate function push-pull
TIM1/8_ETR	External trigger clock input	Alternate function push-pull

#### **Table 5-34 TIM2/3/4/5**

TIM2/3/4/5 Pin	Configuration	PIN Configuration Mode
TIM2/3/4/5_CHx	Input capture channel x	Alternate function push-pull
	Output compare channel x	Alternate function push-pull
TIM2/3/4/5_ETR	External trigger clock input	Alternate function push-pull

#### Table 5-35 LPTIM

LPTIM Pin	Configuration	PIN Configuration Mode
LPTIM_INx	Digital input	Alternate function push-pull
LPTIM_OUT	Digital input	Alternate function push-pull
LPTIM_ETR	Digital input	Alternate function push-pull

#### Table 5-36 USART

USART Pin	Configuration	GPIO Configuration
LICADE TV	Full duplex transmissions	Alternate function push-pull
USARTx_TX	Half duplex synchronous mode	Alternate function push-pull
USARTx_RX	Full duplex transmissions	Alternate function push-pull
	Half duplex synchronous mode - no input	Unused, can be used as general I/O.
USARTx_CK	Synchronous mode	Alternate function push-pull
USARTx_RTS	Hardware flow control	Alternate function push-pull
USARTx_CTS	Hardware flow control	Alternate function push-pull

#### Table 5-37 UART

UART Pin	Configuration	GPIO Configuration
HADT, TV	Full duplex transmissions	Alternate function push-pull
UARTx_TX	Half duplex synchronous mode	Alternate function push-pull
LIADT DV	Full duplex transmissions	Alternate function push-pull
UARTx_RX	Half duplex synchronous mode - no input	Unused, can be used as general I/O.

#### **Table 5-38 I2C**

I <sup>2</sup> C Pin	Configuration	GPIO Configuration
130, 501	SCL-IN Digital Input	Alternate function open-drain
I2Cx_SCL	SCL-OUT Digital output	Alternate function open-drain
12C SDA	SDA-IN Digital Input	Alternate function open-drain
I2Cx_SDA	SDA-OUT Digital output	Alternate function open-drain
I2C CMDA	SDA-IN Digital Input	Alternate function open-drain
I2Cx_SMBA	SDA-OUT Digital output	Alternate function open-drain



#### Table 5-39 SPI-I2S

SPI-I <sup>2</sup> S Pin	Configuration	GPIO Configuration
CDL. 12C. MICO MCV	Master mode	Alternate function push-pull
SPIx_I2Sx_MISO_MCK	Slave mode	Alternate function push-pull
CDI., 12C., MOCL CD	Master mode	Alternate function push-pull
SPIx_I2Sx_MOSI_SD	Slave mode	Alternate function push-pull
CDI., 12C., NCC WC	Master mode	Alternate function push-pull
SPIx_I2Sx_NSS_WS	Slave mode	Alternate function push-pull
CDI., 12C., CCV, CV	Master mode	Alternate function push-pull
SPIx_I2Sx_SCK_CK	Slave mode	Alternate function push-pull

#### Table 5-40 JTAG/SWD

JTAG/SWD Pin	Configuration	GPIO Configuration
JTMS/SWDIO	Input Pull-up	Alternate function push-pull + pull up
JTCK/SWCLK	Input Pull-down	Alternate function push-pull + pull down
JTDI	Input Pull-up	Alternate function push-pull + pull up
JTDO	Output	Alternate function push-pull
NJTRST	Input Pull-up	Alternate function push-pull + pull up

#### Table 5-41 RTC

RTC Pin	Configuration	GPIO Configuration
RTC_REFIN	Digital input	Alternate function push-pull

#### Table 5-42 COMP

COMP Pin	Configuration	GPIO Configuration
COMPx_OUT	Digital output	Alternate function push-pull

#### Table 5-43 EVENT\_OUT

EVENT_OUT Pin	Configuration	GPIO Configuration
EVENT_OUT	Digital output	Alternate function push-pull

#### Table 5-44 Other

Other Pin	Configuration	GPIO Configuration
MCO	Digital output	Alternate function push-pull
EXTI lines	Digital input	Input Floating/Pull-up/Pull-down

### 5.2.7 GPIO Locking Mechanism

- The locking mechanism allows to freeze contents of I/O configuration (GPIOx\_PMODE, GPIOx\_POTYPE, GPIOx\_PUPD, GPIOx\_DS, and GPIOx\_SR) and alternate function registers (GPIOx\_AFL and GPIOx\_AFH). When the lock program is executed on a port bit, the configuration of that port bit will no longer be changed until the next reset, refer to the port configuration lock register GPIOx\_PLOCK.
- PLOCKK, that is, GPIOx\_PLOCK [16], becomes 1 only after the correct sequence w1-> w0-> w1-> r0 (r0 here is also a must). After that, it becomes 0 only if the system reset is performed. GPIOx\_PLOCK[15:0]



can only be modified at GPIOx PLOCK.PLOCKK=0.

- The lock sequence to set GPIOx\_PLOCK.PLOCKK bit, w1-> w0-> w1-> r0 will be valid only if the value (1 or 0) in GPIOx\_PLOCK.PLOCK [15:0] does not change during this sequence. The GPIOx\_PLOCK.PLOCKK bit will not be set if the value in GPIOx\_PLOCK.PLOCK [15:0] changes during this sequence.
- As long as GPIOx\_PLOCK.PLOCKK=0 and GPIOx\_PLOCK.PLOCKx=0 or 1, all configuration and alternate
  function bits can be modified. When GPIOx\_PLOCK.PLOCKK=1 but GPIOx\_PLOCK.PLOCK[x]=0, the
  corresponding configuration and alternate function bits corresponding to GPIOx\_PLOCK.PLOCK[x]=0 can be
  modified.
- Only when GPIOx\_PLOCK.PLOCKK=1 and GPIOx\_PLOCK.PLOCK[x]=1, the configurations corresponding to GPIOx\_PLOCK.PLOCK[x]=1 are locked and can not be modified.
- If the lock sequence operation is wrong, then it must be redone (w1-> w0-> w1-> r0) to initiate the lock operation again.

#### **5.2.8** Precautions For Using GPIO

- When V<sub>DD</sub> and V<sub>DDA</sub> are not powered on, the voltage applied to GPIO must not exceed 3.6V;
- When the voltage applied to GPIO is 5.5V, V<sub>DD</sub> and V<sub>DDA</sub> must not be lower than 2.4V;
- If you do not want the MCU have leakage, you need to ensure that the voltage applied to the GPIO is less than
  or equal to V<sub>DD</sub> and V<sub>DDA</sub>;
- When the voltage applied on GPIO is greater than V<sub>DD</sub> and V<sub>DDA</sub>, if you want to reduce the leakage current of MCU, you need to connect a resistor in series with GPIO;

## **5.3 GPIO Registers**

The GPIO registers are accessible through AHB bus. The register description is as follows.

The GPIO port base address is as follows:

GPIOA base address: 0x40023400

GPIOB base address: 0x40023800

GPIOC base address: 0x40023C00 GPIOD base address: 0x40024000

#### **5.3.1 GPIOA Register Overview**

#### **Table 5-45 GPIOA Register Overview**

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x00	GPIOA_PMODE	PMODE15	-		rMODE14	CIENCOVA	-	BMODEI3	_	113COM		OLEGOMA		ondored	FMODES	8HUOM <b>a</b>	i MODES	LEGONA	LMODE	Jacona	FMODEO	SHOWA	FMODES	FAGORA		BMODE3	FMODES	on a contra	FMODEZ	indoxed	FMODEI	BAKODEO	rMODEO
	Reset value	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	111	10	6	∞	7	9	5	4	3	2	1	0
0x04	GРІОА_РОТУРЕ									Keserved								POT15	POT14	POT13	POT12	POT11	POT10	POT9	POT8	POT7	POT6	POT5	POT4	POT3	POT2	POT1	POT0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	GPIOA_SR								r.	Keserved								SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
	Reset value							ı		ı				ı				1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x0C	GPIOA_PUPD	Sidaria	PUPDIS		PUPD14		PUPDI3	CICIATIA	FOPDIZ	4	PUPDII	Ordaria	POPDIO	o dell'a	POPDS	odelia	rorps	E-citizen	PUPD/	Admin	rorpo	Addita	FURDS	, com to	PUPD4	camin	PUPDS	canin	POPD2	ıdılıd	POPDI	Ording	101
	Reset value	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	GPIOA_PID			Reserved    1														PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8	PID7	PID6	PID5	PID4	PID3	PID2	PIDI	PID0
	Reset value			Ress														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	GPIOA_POD			Reserved														POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	GPIOA_PBSC	PBC15	PBC14	PBC13	PBC12	PBC11	PBC10	PBC9	PBC8	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10	PBS9	PBS8	PBS7	PBS6	PBS5	PBS4	PBS3	PBS2	PBS1	PBS0
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	GPIOA_PBC								f	Keserved								PBC15	PBC14	PBC13	PBC12	PBC11	PBC10	PBC9	PBC8	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	GPIOA_PLOCK		_		_		_	_	Reserved								PLOCKK	PLOCK15	PLOCK14	PLOCK13	PLOCK12	PLOCK11	PLOCK10	PLOCK9	PLOCK8	PLOCK7	PLOCK6	PLOCK5	PLOCK4	PLOCK3	PLOCK2	PLOCK1	PLOCK0
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Offset	Register	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	-	0
0x20	GPIOA_AFL			AFSEL 7	Arser/				AFSEL6				AFSEL5			A TOTA	Arser4			A DOUT 2	AFSELS			CALLOTT	AFSEL2				AFSEL1				AFSELU	
	Reset value	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	GPIOA_AFH			AFSET 15	AL SECTO				AFSEL14				AFSEL13			C1 12021 A	AFSEL12			A 17.001 A	AFSELII			0114041	AFSELIU				AFSEL9				AFSEL8	
	Reset value	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	GPIOA_DS		DS15		100	D314		DS13		DS12	1134	DSII	0.00	DS10	ć.	D39	920	Das	100	DS/	754	DS6	4	Des	,	DS4	4	DS3		DS2		DSI	ć.	DS0
	Reset value	0		1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

# **5.3.2 GPIOB Register Overview**

## **Table 5-46 GPIOB Register Overview**

Offset	Register	31	ć	30	29	28	7.0	26	25	24	23	22	77	7.1	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	1	0
0x00	GPIOB_PMODE	271407	PMODE15		PMODE14	TWO DEL		PMODE13	CITACLIA	FMODE12		PMODEII		PMODE10			PMODE9		PMODES	Eddoxia	FMODE		PMODE6	STOCKE	FMODES	, radox a	FMODE4		PMODE3		PMODE2		PMODEI	OHOOMA	PMODEO
	Reset value	1		1	1	1	1	1	1	1	1	1	1 :	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0	1	1	1	1	1	1
0x04	GРІОВ_РОТҮРЕ										Reserved									POT15	POT14	POT13	POT12	POT11	POT10	POT9	POT8	POT7	POT6	POT5	POT4	POT3	POT2	POT1	POT0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x08	GPIOB_SR										Reserved									SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SRI	SR0
	Reset value																			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x0C	GPIOB_PUPD		PUPD15		PUPD14	10101		PUPD13	Credering	rordiz		PUPDII		PUPDIO			PUPD9		PUPD8	r dan 14	rorb/	, can be a second	PUPD6	Starta	rorps	, dans	FOFD4		PUPD3	6	PUPD2		PUPDI	ocaria	PUPDO
	Reset value	0		0	0	0	(	0	0	0	0	0	) (	)	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x10	GPIOB_PID								-	Keserved								PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8	PID7	PID6	PID5	PID4	PID3	PID2	PIDI	PID0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	GPIOB_POD								-	Keserved								POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	GPIOB_PBSC	PBC15	PBC14	PBC13	PBC12	PBC11	PBC10	PBC9	PBC8	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10	PBS9	PBS8	PBS7	PBS6	PBS5	PBS4	PBS3	PBS2	PBS1	PBS0
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	GPIOB_PBC								-	Keserved								PBC15	PBC14	PBC13	PBC12	PBC11	PBC10	PBC9	PBC8	LDBG7	9DBd	PBC5	PBC4	FDEC3	PBC2	PBC1	PBC0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	GPIOB_PLOCK								Reserved								PLOCKK	PLOCK15	PLOCK14	PLOCK13	PLOCK12	PLOCK11	PLOCK10	PLOCK9	PLOCK8	PLOCK7	PLOCK6	PLOCK5	PLOCK4	PLOCK3	PLOCK2	PLOCKI	PLOCK0
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	GPIOB_AFL		r 1000 v	AFSEL/			2 1000 v	Arsero			5 1939 v	AFSELS			A 1000 A	Arsel4			6 1000 4	AFSELS			C 1939 V	AFSEL2			1 1000 v	AFSELI			A ESEL O	AFSELO	
	Reset value	0	0	0 0 0 0 0 0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x24	GPIOB_AFH		AFSEL15 AFSEL14 AFSEL14						AESET 12	AFSELIS			AESET 13	Arsel12			11 1000 4	AFSELII			AESET 10	Ar SELIO			0 10004	AFSEL9			0 1000 4	Arsers			
	Reset value	0	0	0 0 0 0 0 0 0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x2C	GPIOB_DS	3130	DS13	DS14  DS13  DS12			1130	DSH	0130	OIST	030	757	900		130	Ŝ	2000	D20	300	DSS	730	P34	230	DS3	656	D32	130	LSI	030	2007			
	Reset value	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1



## **5.3.3 GPIOC Register Overview**

## **Table 5-47 GPIOC Register Overview**

Offset	Register	31	29	27	25 24 23	22	20	18	17	15	14	13	0 0 0 8 8 0 0 0 0 0
0x00	GPIOC_PMODE	PMODE15	PMODE14	PMODE13								-	Reserved
	Reset value	1 1	1 1	1 1									
0x04	GРІОС_РОТҮРЕ				Reserved					POT15	POT14	POT13	Reserved
	Reset value									0	0	0	
0x08	GPIOC_SR				Reserved					SR15	SR14	SR13	Reserved
	Reset value									1	1	1	
0x0C	GPIOC_PUPD	SIOANA	PUPD14	PUPD13								¢	Reserved
	Reset value	0 0	0 0	0 0									
0x10	GPIOC_PID				Reserved					PID15	PID14	PID13	Reserved
	Reset value									0	0	0	
0x14	GPIOC_POD				Reserved					POD15	POD14	POD13	Reserved
	Reset value									0	0	0	
0x18	GPIOC_PBSC	PBC15 PBC14	PBC13			Reserved				PBS15	PBS14	PBS13	Reserved
	Reset value	0 0	0							0	0	0	



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	1	0
0x28	GPIOC_PBC								Document	Noor Noor								PBC15	PBC14	PBC13							Reserved						
	Reset value																	0	0	0													
0x1C	GPIOC_PLOCK								Reserved								PLOCKK	PLOCK15	PLOCK14	PLOCK13							Reserved						
	Reset value																0	0	0	0													
0x24	GPIOC_AFH		21 1000 1	AFSELIS			A ESET 12	Arseli4				AFSEL13											-	Keserved									
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0																				
0x2C	GPIOC_DS	2100	CISO	7.54	DSI4	DS13														-	Reserved												
	Reset value	0	1	0	1	0	1																										

## **5.3.4 GPIOD Register Overview**

### **Table 5-48 GPIOD Register Overview**

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	1	0
0x00	GPIOD_PMODE	STACONG	LMODELS		PMODE14		PMODE13	PMODE12	TIMODEIS											-	Reserved											0HOOM4	1 INDEED
	Reset value	1	1	1	1	1	1	1	1																							0	0
0x04	GPIOD_POTYPE				POT15 POT14 POT13 POT13 POT14 POT15 POT15 POT15 POT15 POT15 POT15 POT15 POT16 POT17													POT0															
	Reset value																	0	0	0	0												0
0x08	GPIOD_SR		SR15   SR15   SR15   SR15   SR17   SR12   SR13   SR13   SR13   SR14   SR15   SR15											SR0																			
	Reset value																	1	1	1	1												1



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11 0 6 8	r 9	v 4	3	1	0
0x0C	GPIOD_PUPD	FINALIA	rorbis	PROMIN	PUPD14	PITPD13	SIGIOI	PUPD 12	rorbiz											£	Keserved					OGANA	
	Reset value	0	0	0	0	0	0	0	0																	1	0
0x10	GPIOD_PID								Document	Reserved								PID15	PID14	PID13	PID12		Reserved				PID0
	Reset value																	0	0	0	0						0
0x14	GPIOD_POD								Documented	reserved								POD15	POD14	POD13	POD12		Reserved				POD0
	Reset value																	0	0	0	0						0
0x18	GPIOD_PBSC	PBC15	PBC14	PBC13	PBC12						Reserved						PBC0	SISBA	PBS14	PBS13	PBS12		Reserved				PBS0
	Reset value	0	0	0	0												0	0	0	0	0						0
0x28	GPIOD_PBC								Document	Reserved								PBC15	PBC14	PBC13	PBC12		Reserved				PBC0
	Reset value																	0	0	0	0						0
0x1C	GPIOD_PLOCK								Reserved								PLOCKK	PLOCK15	PLOCK14	PLOCK13	PLOCK12		Reserved				PLOCK0
	Reset value																0	0	0	0	0						0
0x20	GPIOD_AFL															Reserved									ABSELO	ALSELO	
	Reset value																								0 0	0	0
0x24	GPIOD_AFH		4. 1000	AFSELIS			A ESET 14	Arsent				AFSEL13			T	AFSEL12						Reserved					
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x2C	GPIOD_DS		DSIS	,	DS14		DS13	6130	DSIZ												Keserved											USC	7,00
	Reset value	0	1	0	1	0	1	0	1																							0	1

## 5.3.5 GPIO Port Mode Description Register (GPIOX\_PMODE)

Address offset: 0x00

Reset value(Port A): 0xABFFFFFF

Reset value(Port B): 0xFFFFFEBF

Reset value(Port C): 0xFC000000

Reset value(Port D): 0xFF000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PMODE15[	1:0]	PMODE	14[1:0]	PMODI	: E13[1:0]	PMODI	E12[1:0]	PMODI	E11[1:0]	PMODE	E10[1:0]	PMOD	E9[1:0]	PMOD	E8[1:0]
rw		rv	v	r	w	r	w	r	N	rv	N	r	w	r	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PMODE7[1	:0]	PMODI	E6[1:0]	PMOD	E5[1:0]	PMOD	E4[1:0]	PMOD	E3[1:0]	PMOD:	E2[1:0]	PMOD	E1[1:0]	PMOD	E0[1:0]
rw		rv	v	r	w	r	w	r	v	rv	N	r	w	r	w

Bit field	Name	Description
31:30	PMODEy[1:0]	Mode bits for port $x (y = 015)$
29:28		00: Input mode
27:26		01: General purpose output mode
25:24		10: Alternate function mode
23:22		11: Analog function mode
21:20		
19:18		
17:16		
15:14		
13:12		
11:10		
9:8		
7:6		
5:4		
3:2		
1:0		

Note: for Port C, only PMODE13, PMODE14 and PMODE15 bit fields are defined, other fields are reserved. For Port D, only PMODE0, PMODE12, PMODE13, PMODE14 and PMODE15 bit fields are defined, other fields are reserved.

## **5.3.6 GPIO Port Type Definition (GPIOX POTYPE)**

Address offset: 0x04




Reset value (Port A): 0x00000000

Reset value (Port B): 0x00000000

Reset value (Port C): 0x00000000

Reset value (Port D): 0x00000000



Bit field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	РОТу	Output mode bits for port x ( $y = 015$ )
		0: Output push-pull mode
		1: Output open-drain mode

Note: for Port C, only POT13, POT14 and POT15 bit fields are defined, other fields are reserved. For Port D, only POT0, POT12, POT13, POT14 and POT15 bit fields are defined, other fields are reserved.

## 5.3.7 GPIO Slew Rate Configuration Register (GPIOX SR)


Address offset: 0x08

Reset value (Port A): 0x0000FFFF

Reset value (Port B): 0x0000FFFF

Reset value (Port C): 0x0000E000

Reset value (Port D): 0x0000F001



Bit field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	SRy	Slew rate configuration bits y for port GPIOx ( $y = 015$ ):
		0: Fast slew rate
		1: Slow slew rate

Note: for Port C, only SR13, SR14 and SR15 bit fields are defined, other fields are reserved. For Port D, only SR0, SR12, SR13, SR14 and SR15 bit fields are defined, other fields are reserved.



## 5.3.8 GPIO Port Pull-up/Pull-down Description Register (GPIOX\_PUPD)

Address offset: 0x0C

Reset value (Port A): 0x64000000

Reset value (Port B) : 0x00000100

Reset value (Port C): 0x00000000

Reset value (Port D) : 0x00000002

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPD	15[1:0]	PUPD	14[1:0]	PUPD	13[1:0]	PUPD	12[1:0]	PUPD	11[1:0]	PUPD	10[1:0]	PUPD	9[1:0]	PUPD	8[1:0]
15	w 14	13	w 12	r	w 10	9 r	w 8	7	w 6	5 r	w 4	3	w 2	1	w 0
PUPD	7[1:0]	PUPD	)6[1:0]	PUPE	05[1:0]	PUPE	04[1:0]	PUPD	3[1:0]	PUPD	2[1:0]	PUPD	01[1:0]	PUPD	0[1:0]
rv	N	r	w	r	w	r	w	r	w	r	w	r	w	r	w

Bit field	Name	Description
31:30	PUPDy[1:0]	Mode bits for port $x (y = 015)$
29:28		00: No pull-up, pull-down
27:26		01: Pull-up
25:24		10: Pull-down
23:22		11: Reserved
21:20		
19:18		
17:16		
15:14		
13:12		
11:10		
9:8		
7:6		
5:4		
3:2		
1:0		

Note: for Port C, only PUPD13, PUPD14 and PUPD15 bit fields are defined, other fields are reserved. For Port D, only PUPD0, PUPD12, PUPD13, PUPD14 and PUPD15 bit fields are defined, other fields are reserved.

## **5.3.9** GPIO Port Input Data Register (GPIOX\_PID)


Address offset: 0x10

Reset value (Port A): 0x000000000
Reset value (Port B): 0x000000000

Reset value (Port C) : 0x00000000

Reset value (Port D): 0x00000000





Bit field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	PIDy	Port input data ( $y = 015$ )
		These bits are read-only. They contain the input value of the corresponding I/O port.

Note: for Port C, only PID13, PID14 and PID15 bit fields are defined, other fields are reserved. For Port D, only PID0, PID12, PID13, PID14 and PID15 bit fields are defined, other fields are reserved.

## 5.3.10 GPIO Port Output Data Register (GPIOX\_POD)

Address offset: 0x14

Reset value (Port A): 0x00000000

Reset value (Port B): 0x00000000

Reset value (Port C): 0x00000000

Reset value (Port D): 0x00000000

31															16
				•		l	Rese	rved		'	•	l	'	ı	
	-						1		I	1			·		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	PODy	Port output data ( $y = 015$ )
		These bits can be read and written by software. Port output data, the corresponding
		POD bits can be independently set/cleared by GPIOx_PBSC ( $x = AD$ ) register.

Note: for Port C, only POD13, POD14 and POD15 bit fields are defined, other fields are reserved. For Port D, only POD0, POD12, POD13, POD14 and POD15 bit fields are defined, other fields are reserved.

### 5.3.11 GPIO Port Bit Set/Clear Register (GPIOX PBSC)

Address offset: 0x18

Reset value (Port A): 0x00000000

Reset value (Port B): 0x00000000

Reset value (Port C): 0x00000000



Reset value (Port D): 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PBC15	PBC14	PBC13	PBC12	PBC11	PBC10	PBC9	PBC8	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
w 15	w 14	w 13	w 12	w 11	w 10	w 9	w 8	w 7	w 6	w 5	w 4	w 3	w 2	w 1	w 0
PBS15	PBS14	PBS13	PBS12	PBS11	PBS10	PBS9	PBS8	PBS7	PBS6	PBS5	PBS4	PBS3	PBS2	PBS1	PBS0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bit field	Name	Description
31:16	PBCy	Clear bit y of port GPIOx ( $y = 015$ )
		These bits are write-only and can be accessed in word mode only.
		0: Does not affect the corresponding PODy bit
		1: Clear the corresponding PODy bit to 0
		Note: if the corresponding bits of PBSy and PBCy are set at the same time, the PBSy
		bit works.
15:0	PBSy	Set bit y of port GPIOx $(y = 015)$
		These bits are write-only and can be accessed in word mode only.
		0: Does not affect the corresponding PODy bit
		1: Set the corresponding PODy bit to 1

Note: for Port C, only PBC13, PBC14, PBC15, PBS13, PBS14 and PBS15 bit fields are defined, other fields are reserved. For Port D, only PBC0, PBC12, PBC13, PBC14, PBC15, PBS0, PBS12, PBS13, PBS14 and PBS15 bit fields are defined, other fields are reserved.

## 5.3.12 GPIO Port Configuration Lock Register (GPIOX\_PLOCK)

Address offset: 0x1C

Reset value (Port A) : 0x000000000

Reset value (Port B) : 0x000000000

Reset value (Port C) : 0x000000000

Reset value (Port D): 0x00000000

31														17	16
							Reserved								PLOCKK
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	rw 0
PLOCK15	PLOCK14	PLOCK13	PLOCK12	PLOCK11	PLOCK10	PLOCK9	PLOCK8	PLOCK7	PLOCK6	PLOCK5	PLOCK4	PLOCK3	PLOCK2	PLOCK1	PLOCK0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit field	Name	Description
31:17	Reserved	Reserved, the reset value must be maintained.
16	PLOCKK	Lock key
		This bit can be read anytime. It can only be modified using the lock key writing
		sequence.



Bit field	Name	Description
		0: Port configuration lock key not active
		1: Port configuration lock key active. GPIOx_PLOCK register is locked until an MCU
		reset occurs.
		Lock key writing sequence:
		Write 1 -> write 0 -> write 1 -> read 0 -> read 1
		The last reading can be omitted, but it can be used to confirm that the lock key has
		been activated.
		Note: during the lock key writing sequence, the value of PLOCK[15:0] must not
		change. Any error in the lock sequence will abort the lock.
15:0	PLOCKy	Configuration lock bit y of port GPIOx ( $y = 015$ )
		These bits are readable and writable but can only be written when the PLOCKK bit is
		0.
		0: Do not lock the configuration of the port
		1: Lock the configuration of the port

Note: for Port C, only PLOCKK, PLOCK13, PLOCK14 and PLOCK15 bit fields are defined, other fields are reserved. For Port D, only PLOCKK, PLOCK0, PLOCK12, PLOCK13, PLOCK14 and PLOCK15 bit fields are defined, other fields are reserved.


## 5.3.13 GPIO Alternate Function Low Register (GPIOX\_AFL)

Address offset: 0x20

Reset value (Port A): 0x00000000

Reset value (Port B): 0x00000000

Reset value (Port D): 0x00000000



Bit field	Name	Description
31:28	AFSELy[3:0]	Alternate function configuration bits y for port GPIOx ( $y = 07$ )
27:24		0000: AF0
23:20		0001: AF1
19:16		0010: AF2
15:12		0011: AF3
11:8		0100: AF4
7:4		0101: AF5
3:0		0110: AF6
		0111: AF7
		1000: AF8



Bit field	Name	Description
		1001: AF9
		1010: AF10
		1011: AF11
		1100: AF12
		1101: AF13
		1110: AF14
		1111: AF15

Note: this register is not defined for Port C. For Port D, only AFSEL0 bit field is defined, all other fields are reserved.

## 5.3.14 GPIO Alternate Function High Register (GPIOX\_AFH)


Address offset: 0x24

Reset value (Port A) : 0x000000000

Reset value (Port B) : 0x000000000

Reset value (Port C) : 0x000000000

Reset value (Port D) : 0x000000000



Bit field	Name	Description
31:28	AFSELy[3:0]	Alternate function configuration bits y for port GPIOx $(y = 815)$
27:24		0000: AF0
23:20		0001: AF1
19:16		0010: AF2
15:12		0011: AF3
11:8		0100: AF4
7:4		0101: AF5
3:0		0110: AF6
		0111: AF7
		1000: AF8
		1001: AF9
		1010: AF10
		1011: AF11
		1100: AF12
		1101: AF13
		1110: AF14
		1111: AF15



Note: for Port C, only AFSEL13, AFSEL14 and AFSEL15 bit fields are defined, other fields are reserved. For Port D, only AFSEL12, AFSEL14 and AFSEL15 bit fields are defined, other fields are reserved.

## **5.3.15** GPIO Port Bit Clear Register (GPIOX\_PBC)


Address offset: 0x28

Reset value (Port A) : 0x000000000

Reset value (Port B) : 0x000000000

Reset value (Port C): 0x00000000

Reset value (Port D): 0x00000000



Bit field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	PBCy	Clear bit y of port GPIOx ( $y = 015$ )
		These bits are write-only and can be accessed in word mode only.
		0: Does not affect the corresponding PODy bit
		1: Clear the corresponding PODy bit to 0

Note: for Port C, only PBC13, PBC14 and PBC15 bit fields are defined, other fields are reserved. For Port D, only PBC0, PBC12, PBC13, PBC14 and PBC15 bit fields are defined, other fields are reserved.

### 5.3.16 GPIO Driver Strength Configuration Register (GPIOX DS)

Address offset: 0x2C

Reset value (Port A): 0x55555555

Reset value (Port B) : 0x55555555

Reset value (Port C) : 0x54000000

Reset value (Port D) : 0x55000001

31	30 29	28	27	26	25	24	23	22	21	20	19	18	17	16
DS15[1:0	] D	S14[1:0]	DS13	1 3[1:0]	DS12	2[1:0]	DS11	[1:0]	DS10	[1:0]	DS9	[1:0]	DS8[	[1:0]
rw		rw	r		r	I	r		r	37	r	ı	rv	
15	14 13	1w 12	11	w 10	9	w 8	7	6	5	4	3	2	1	0
DS7[1:0]	I	S6[1:0]	DS5	[1:0]	DS4	[1:0]	DS3	[1:0]	DS2	[1:0]	DS1	[1:0]	DS0[	[1:0]
rw	rw rw rw		r	w	r	w	r	N	r	w	rw			

Bit field	Name	Description
31:30	DSy[1:0]	Port GPIOx drive capability configuration bits y ( $y = 015$ )



Bit field	Name	Description
29:28		00: 2mA driver strength
27:26		10: 4mA driver strength
25:24		01: 8mA driver strength
23:22		11: 12mA driver strength
21:20		
19:18		
17:16		
15:14		
13:12		
11:10		
9:8		
7:6		
5:4		
3:2		
1:0		

Note: for Port C, only DS13, DS14 and DS15 bit fields are defined, other fields are reserved. For Port D, only DS0, DS12, DS13, DS14 and DS15 bit fields are defined, other fields are reserved.

## **5.4 AFIO Registers**

The AFIO registers are accessible through APB bus. The register description is as follows.

## **5.4.1** AFIO Register Overview

**Table 5-49 AFIO Register Overview** 

Offset	Register	31	30	29	28	27	26	25	24	ć	23	21	20	19	18	17	16	15	14	13	12	11	10	6	~	7	9	5	4	3	2	-	0
0x00	AFIO_RMP_CFG								Reserved SPII_NSS SPI2_NSS ADC_ETRI ADC_ETRI ADC_ETRI								EXII_ETRI	EXTI_ETRR															
	Reset value																					0	0	0	0	0	0	0	0	0	0	0	0
0x04	AFIO_EXTI_CFG1	-	Keserved		EXT13				Reserved	EXT12							Nesel ved	EXTII						Reserved			EXT10						
	Reset value			0	0	0	0	0	0			0	0	0	0	0	0			0	0	0	0	0	0			0	0	0	0	0	0
0x08	AFIO_EXTI_CFG2	-	Keserved				EXTI7				Reserved			EVTIC	EA110			Decembed	Nesel ved				EXIIS				Keserved			EXTI4			
	Reset value			0	0	0	0	0	0			0	0	0	0	0	0			0	0	0	0	0	0			0	0	0	0	0	0




Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x0C	AFIO_EXTI_CFG3	-	Keserved			TAL	EAIIII			Decemend	Nesel ved			01110	EAIIIO			D	Reserved			OILLA	EVII			-	Keserved			EXTI8			
	Reset value			0	0	0	0	0	0			0	0	0	0	0	0			0	0	0	0	0	0			0	0	0	0	0	0
0x10	AFIO_EXTI_CFG4	-	Keserved			SULVE	EAIIIS			Document	Reserved			EVTIIA	EA1114			- C	Reserved			EVTI13	EAIIIS			-	Keserved			EXTI12			
	Reset value			0	0	0	0	0	0			0	0	0	0	0	0			0	0	0	0	0	0			0	0	0	0	0	0
0x14	AFIO_TOL5V _CFG				Reserved				PB15TOLENN	PB14TOLENN	PB13TOLENN	PB12TOLENN	PB11TOLENN	PB10TOLENN	PB7TOLENN	<b>PB5TOLENN</b>	PB4TOLENN	PB3TOLENN	PB2TOLENN	<b>PB1TOLENN</b>	PB0TOLENN	PA15TOLENN	PA12TOLENN	PA11TOLENN	PA8TOLENN	PA7TOLENN	PA6TOLENN	PA5TOLENN PA5TOLENN	PA4TOLENN	PA3TOLENN	PA2TOLENN	PAITOLENN	PA0TOLENN
	Reset value								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	AFIO_EFT_CFG1	PB15EFTEN	PB14EFTEN	PB13EFTEN	PB12EFTEN	PB11EFTEN	PB10EFTEN	<b>PB9EFTEN</b>	PB8EFTEN	<b>PB7EFTEN</b>	PB6EFTEN	PB5EFTEN	PB4EFTEN	<b>PB3EFTEN</b>	<b>PB2EFTEN</b>	PB1EFTEN	PBOEFTEN	PA15EFTEN	PA14EFTEN	PA13EFTEN	PA12EFTEN	PAIIEFTEN	PA10EFTEN	PA9EFTEN	PA8EFTEN	PA7EFTEN	PA6EFTEN	PASEFTEN	PA4EFTEN	PA3EFTEN	PA2EFTEN	PAIEFTEN	PA0EFTEN
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	AFIO_EFT_CFG2	PD15EFTEN	PD14EFTEN	PD13EFTEN	PD12EFTEN						Reserved						PD0EFTEN	PC15EFTEN	PC14EFTEN	PC13EFTEN							Reserved						
	Reset value	0	0	0	0												0	0	0	0													
0x20	AFIO_FILT_CFG														Reserved																IOFLITCFG		
	Reset value																												0	0	0	0	0
0x24	AFIO_DIGEFT_CFG1	PB15DIGEFTEN	PB14DIGEFTEN	PB13DIGEFTEN	PB12DIGEFTEN	PB11DIGEFTEN	PB10DIGEFTEN	PB9DIGEFTEN	PB8DIGEFTEN	PB7DIGEFTEN	PB6DIGEFTEN	PB5DIGEFTEN	PB4DIGEFTEN	<b>PB3DIGEFTEN</b>	PB2DIGEFTEN	PB1DIGEFTEN	PB0DIGEFTEN	PA15DIGEFTEN	PA14DIGEFTEN	PA13DIGEFTEN	PA12DIGEFTEN	PA11DIGEFTEN	PA10DIGEFTEN	PA9DIGEFTEN	PA8DIGEFTEN	PA7DIGEFTEN	PA6DIGEFTEN	PA5DIGEFTEN	PA4DIGEFTEN	PA3DIGEFTEN	PA2DIGEFTEN	PA1DIGEFTEN	PA0DIGEFTEN
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	AFIO_DIGEFT_CFG2	PD15DIGEFTEN	PD14DIGEFTEN	PD13DIGEFTEN	PD12DIGEFTEN						Reserved						PD0DIGEFTEN	PC15DIGEFTEN	PC14DIGEFTEN	PC13DIGEFTEN						,	Reserved						
	Reset value	0	0	0	0												0	0	0	0													



## 5.4.2 Alternate Function Mapping Configuration Control Register (AFIO\_RMP\_CFG)

Address offset: 0x00

Reset value : 0x00000000




Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained.
11	SPI1_NSS	NSS mode of SPI1(when NSS is configured as AFIO push-pull):
		0: NSS will be high-z when idle
		1: NSS will be 1 when idle
10	SPI2_NSS	NSS mode of SPI2(when NSS is configured as AFIO push-pull):
		0: NSS will be high-z when idle
		1: NSS will be 1 when idle
9	ADC_ETRI	ADC external trigger injected conversion remapping
		Set and cleared by software. This bit controls the trigger input connected to ADC
		external trigger injected conversion.
		0: The ADC external trigger injected conversion is connected to EXTI (0-15).
		1: The ADC external event injected conversion is connected to TIM8_Channel4
8	ADC_ETRR	ADC external trigger regular conversion remapping.
		Set and cleared by software. This bit controls the trigger input connected to ADC
		external trigger regular conversion.
		0: The ADC external trigger regular conversion is connected to EXTI (0-15).
		1: The ADC external event regular conversion is connected to TIM8_TRGO
7:4	EXTI_ETRI[3:0]	Select interrupt line injection to convert external trigger remapping.
3:0	EXTI_ETRR[3:0]	Select break line rules to convert external trigger remapping.

# **5.4.3** External Interrupt Configuration Register 1 (AFIO\_EXTI\_CFG1)

Address offset: 0x04

Reset value: 0x00000000





Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained.
29:24	EXTI3[5:0]	EXTI3 configuration
		These bits are written by software to select the source input for EXTI3 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'b0
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin



Bit Field	Name	Description
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		01100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111: PD[15] pin
23:22	Reserved	Reserved, the reset value must be maintained.
21:16	EXTI2[5:0]	EXTI2 configuration
		These bits are written by software to select the source input for EXTI2 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0



Bit Field	Name	Description
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'b0
		011111: 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin



Bit Field	Name	Description
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin
15:14	Reserved	Reserved, the reset value must be maintained.
13:8	EXTI1[5:0]	EXTI1 configuration
		These bits are written by software to select the source input for EXTI1 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0



Bit Field	Name	Description
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'b0
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin
7:6	Reserved	Reserved, the reset value must be maintained.
5:0	EXTI0[5:0]	EXTI0 configuration
		These bits are written by software to select the source input for EXTI0 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
	1	Land Carles



Bit Field	Name	Description
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'60
		011111 : 1'60
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'60
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'60
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1ъ0
		101011 : 1'b0




Bit Field	Name	Description
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin

# **5.4.4** External Interrupt Configuration Register 2 (AFIO\_EXTI\_CFG2)

Address offset: 0x08

Reset value: 0x00000000



Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained.
29:24	EXTI7[5:0]	EXTI7 configuration
		These bits are written by software to select the source input for EXTI7 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin



Bit Field	Name	Description
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110:1'60
		011111:1'60
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110:1'60



Bit Field	Name	Description
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin
23:22	Reserved	Reserved, the reset value must be maintained.
21:16	EXTI6[5:0]	EXTI6 configuration
		These bits are written by software to select the source input for EXTI6 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin



Bit Field	Name	Description
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'b0
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin



Bit Field	Name	Description
		111111 : PD[15] pin
15:14	Reserved	Reserved, the reset value must be maintained.
13:8	EXTI5[5:0]	EXTI5 configuration
		These bits are written by software to select the source input for EXTI5 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'b0
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin



Bit Field	Name	Description
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'60
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin
7:6	Reserved	Reserved, the reset value must be maintained.
5:0	EXTI4[5:0]	EXTI4 configuration
		These bits are written by software to select the source input for EXTI4 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0



Bit Field	Name	Description
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'60
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'60
		010111 : 1'60
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'60
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'60
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'60
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'60
		101111 : 1'60
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin




Bit Field	Name	Description
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin

# 5.4.5 External Interrupt Configuration Register 3 (AFIO\_EXTI\_CFG3)

Address offset: 0x0C

Reset value : 0x00000000



Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained.
29:24	EXTI11[5:0]	EXTI11 configuration
		These bits are written by software to select the source input for EXTI11 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0



Bit Field	Name	Description
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'60
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'60
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin



Bit Field	Name	Description
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin
23:22	Reserved	Reserved, the reset value must be maintained.
21:16	EXTI10[5:0]	EXTI10 configuration
		These bits are written by software to select the source input for EXTI10 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'b0



Bit Field	Name	Description
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111: PD[15] pin
15:14	Reserved	Reserved, the reset value must be maintained.
13:8	EXTI9[5:0]	EXTI9 configuration
		These bits are written by software to select the source input for EXTI9 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin



Bit Field	Name	Description
		000101 : PB[1] pin
		000110:1'60
		000111:1'60
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'b0
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'60
		100111 : 1'60
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0



Bit Field	Name	Description
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin
7:6	Reserved	Reserved, the reset value must be maintained.
5:0	EXTI8[5:0]	EXTI8 configuration
		These bits are written by software to select the source input for EXTI8 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin



Bit Field	Name	Description
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'b0
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin




Bit Field	Name	Description
		111111 : PD[15] pin

## 5.4.6 External Interrupt Configuration Register 4 (AFIO\_EXTI\_CFG4)

Address offset: 0x10

Reset value : 0x00000000



Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained.
29:24	EXTI15[5:0]	EXTI15 configuration
		These bits are written by software to select the source input for EXTI15 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin



Bit Field	Name	Description
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'b0
		011111: 1'60
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'60
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'60
		101111: 1'60
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'60
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111: PD[15] pin
23:22	Reserved	Reserved, the reset value must be maintained.
21:16	EXTI14[5:0]	EXTI14 configuration



Bit Field	Name	Description
		These bits are written by software to select the source input for EXTI14 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010:1'60
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110:1'60
		000111:1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011:1'60
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110:1'60
		001111:1'60
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111:1'60
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011:1'60
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110:1'60
		011111:1'60
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0



Bit Field	Name	Description
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin
15:14	Reserved	Reserved, the reset value must be maintained.
13:8	EXTI13[5:0]	EXTI13 configuration
		These bits are written by software to select the source input for EXTI13 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin



Bit Field	Name	Description
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin
		011110 : 1'b0
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin



Bit Field	Name	Description
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin
7:6	Reserved	Reserved, the reset value must be maintained.
5:0	EXTI12[5:0]	EXTI12 configuration
		These bits are written by software to select the source input for EXTI12 external
		interrupt.
		000000 : PA[0] pin
		000001 : PB[0] pin
		000010 : 1'b0
		000011 : PD[0] pin
		000100 : PA[1] pin
		000101 : PB[1] pin
		000110 : 1'b0
		000111 : 1'b0
		001000 : PA[2] pin
		001001 : PB[2] pin
		001010 : 1'b0
		001011 : 1'b0
		001100 : PA[3] pin
		001101 : PB[3] pin
		001110 : 1'b0
		001111 : 1'b0
		010000 : PA[4] pin
		010001 : PB[4] pin
		010010 : 1'b0
		010011 : 1'b0
		010100 : PA[5] pin
		010101 : PB[5] pin
		010110 : 1'b0
		010111 : 1'b0
		011000 : PA[6] pin
		011001 : PB[6] pin
		011010 : 1'b0
		011011 : 1'b0
		011100 : PA[7] pin
		011101 : PB[7] pin



Bit Field	Name	Description
		011110 : 1'b0
		011111 : 1'b0
		100000 : PA[8] pin
		100001 : PB[8] pin
		100010 : 1'b0
		100011 : 1'b0
		100100 : PA[9] pin
		100101 : PB[9] pin
		100110 : 1'b0
		100111 : 1'b0
		101000 : PA[10] pin
		101001 : PB[10] pin
		101010 : 1'b0
		101011 : 1'b0
		101100 : PA[11] pin
		101101 : PB[11] pin
		101110 : 1'b0
		101111 : 1'b0
		110000 : PA[12] pin
		110001 : PB[12] pin
		110010 : 1'b0
		110011 : PD[12] pin
		110100 : PA[13] pin
		110101 : PB[13] pin
		110110 : PC[13] pin
		110111 : PD[13] pin
		111000 : PA[14] pin
		111001 : PB[14] pin
		111010 : PC[14] pin
		111011 : PD[14] pin
		111100 : PA[15] pin
		111101 : PB[15] pin
		111110 : PC[15] pin
		111111 : PD[15] pin

## 5.4.7 5V Tolerance Configuration Register (AFIO\_TOL5V \_CFG)

Address offset: 0x14

Reset value : 0x00000000





31						25	24	23	22	21	20	19	18	17	16
			Reserved	ı	1	1	PB15 TOLENN	PB14 TOLENN	PB13 TOLENN	PB12 TOLENN	PB11 TOLENN	PB10 TOLENN	PB7 TOLENN	PB5 TOLENN	PB4 TOLENN
15	14	13	12	11	10	9	rw 8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
PB3 TOLENN	PB2 TOLENN	PB1 TOLENN	PB0 TOLENN	PA15 TOLENN	PA12 TOLENN	PA11 TOLENN	PA8 TOLENN	PA7 TOLENN	PA6 TOLENN	PA5 TOLENN	PA4 TOLENN	PA3 TOLENN	PA2 TOLENN	PA1 TOLENN	PA0 TOLENN
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:25	Reserved	Reserved, the reset value must be maintained.
24	PB15TOLENN	Pin PB15 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
23	PB14TOLENN	Pin PB14 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
22	PB13TOLENN	Pin PB13 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
21	PB12TOLENN	Pin PB12 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
20	PB11TOLENN	Pin PB11 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
19	PB10TOLENN	Pin PB10 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
18	PB7TOLENN	Pin PB7 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
17	PB5TOLENN	Pin PB5 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
16	PB4TOLENN	Pin PB4 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
15	PB3TOLENN	Pin PB3 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
14	PB2TOLENN	Pin PB2 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
13	PB1TOLENN	Pin PB1 5V tolerance enable



Bit Field	Name	Description
		0: Enable 5V tolerance
		1: Disable 5V tolerance
12	PB0TOLENN	Pin PB0 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
11	PA15TOLENN	Pin PA15 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
10	PA12TOLENN	Pin PA12 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
9	PA11TOLENN	Pin PA11 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
8	PA8TOLENN	Pin PA8 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
7	PA7TOLENN	Pin PA7 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
6	PA6TOLENN	Pin PA6 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
5	PA5TOLENN	Pin PA5 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
4	PA4TOLENN	Pin PA4 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
3	PA3TOLENN	Pin PA3 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
2	PA2TOLENN	Pin PA2 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
1	PA1TOLENN	Pin PA1 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance
0	PA0TOLENN	Pin PA0 5V tolerance enable
		0: Enable 5V tolerance
		1: Disable 5V tolerance



## 5.4.8 Analog Filter Configuration Register 1 (AFIO\_EFT\_CFG1)

Address offset: 0x18

Reset value : 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PB15	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
EFTEN															
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
EFTEN															
rw															

Bit Field	Name	Description
31:16	PByEFTEN	Pin PBy EFT enable ( $y = 015$ )
		0: Disable EFT
		1: Enable EFT
15:0	PAyEFTEN	Pin PAy EFT enable ( $y = 015$ )
		0: Disable EFT
		1: Enable EFT

## 5.4.9 Analog Filter Configuration Register 2 (AFIO\_EFT\_CFG2)

Address offset: 0x1C

Reset value: 0x00000000

31	30	29	28	27							17	16
PD15 EFTEN	PD14 EFTEN	PD13 EFTEN	PD12 EFTEN		1	1	•	Reserved		1	1	PD0 EFTEN
rw 15	rw 14	rw 13	rw 12			•				•		rw 0
PC15 EFTEN	PC14 EFTEN	PC13 EFTEN						Reserved		1	i	

Bit Field	Name	Description
31	PD15EFTEN	Pin PD15 EFT enable
		0: Disable EFT
		1: Enable EFT
30	PD14EFTEN	Pin PD14 EFT enable
		0: Disable EFT
		1: Enable EFT
29	PD13EFTEN	Pin PD13 EFT enable
		0: Disable EFT
		1: Enable EFT
28	PD12EFTEN	Pin PD12 EFT enable
		0: Disable EFT
		1: Enable EFT
27:17	Reserved	Reserved, the reset value must be maintained.




Bit Field	Name	Description
16	PD0EFTEN	Pin PD0 EFT enable
		0: Disable EFT
		1: Enable EFT
15	PC15EFTEN	Pin PC15 EFT enable
		0: Disable EFT
		1: Enable EFT
14	PC14EFTEN	Pin PC14 EFT enable
		0: Disable EFT
		1: Enable EFT
13	PC13EFTEN	Pin PC13 EFT enable
		0: Disable EFT
		1: Enable EFT
12:0	Reserved	Reserved, the reset value must be maintained.

### 5.4.10 Digital Glitch Filter Stage Configuration Register (AFIO\_FILT\_CFG)

Address offset: 0x20

Reset value: 0x00000000



 Bit Field
 Name
 Description

 31:5
 Reserved
 Reserved, the reset value must be maintained.

 4:0
 IOFLITCFG[4:0]
 Filter stage control 00000 : Filter bypass Others : counter value indicating minimum pulse width in terms of AHB clock cycles

## 5.4.11 Digital Glitch Filter Configuration Register 1 (AFIO\_DIGEFT\_CFG1)

Address offset: 0x24

Reset value: 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PB15DI	PB14DI	PB13DI	PB12DI	PB11DI	PB10DI	PB9DIG	PB8DIG	PB7DIG	PB6DIG	PB5DIG	PB4DIG	PB3DIG	PB2DIG	PB1DIG	PB0DIG
GEFTEN	GEFTEN	GEFTEN	GEFTEN	GEFTEN	GEFTEN	EFTEN									
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PA15DI	PA14DI	PA13DI	PA12DI	PA11DI	PA10DI	PA9DIG	PA8DIG	PA7DIG	PA6DIG	PA5DIG	PA4DIG	PA3DIG	PA2DIG	PA1DIG	PA0DIG
GEFTEN	GEFTEN	GEFTEN	GEFTEN	GEFTEN	GEFTEN	EFTEN									
rw															



Bit Field	Name	Description
31:16	PByDIGEFTEN	Pin PBy Digital EFT enable ( $y = 015$ )
		0: Disable EFT
		1: Enable EFT
15:0	PAyDIGEFTEN	Pin PAy Digital EFT enable ( $y = 015$ )
		0: Disable EFT
		1: Enable EFT

# 5.4.12 Digital Glitch Filter Configuration Register 2 (AFIO\_DIGEFT\_CFG2)

Address offset: 0x28

Reset value : 0x00000000

PD15DI   PD14DI   PD13DI   PD12DI   GEFTEN   GEFTEN   GEFTEN	31	30	29	28	27									17	16
15 14 13 12 0 PC15DI PC14DI PC13DI PC3DI						1	1	1	1	Reserved	1	1	1	1	
	rw 15		rw 13	rw 12											rw 0
							1	1		Reserved			1	1	

rw rw rw

Bit Field	Name	Description
31	PD15DIGEFTEN	Pin PD15 Digital EFT enable
		0: Disable EFT
		1: Enable EFT
30	PD14DIGEFTEN	Pin PD14 Digital EFT enable
		0: Disable EFT
		1: Enable EFT
29	PD13DIGEFTEN	Pin PD13 Digital EFT enable
		0: Disable EFT
		1: Enable EFT
28	PD12DIGEFTEN	Pin PD12 Digital EFT enable
		0: Disable EFT
		1: Enable EFT
27:17	Reserved	Reserved, the reset value must be maintained.
16	PD0DIGEFTEN	Pin PD0 Digital EFT enable
		0: Disable EFT
		1: Enable EFT
15	PC15DIGEFTEN	Pin PC15 Digital EFT enable
		0: Disable EFT
		1: Enable EFT
14	PC14DIGEFTEN	Pin PC14 Digital EFT enable
		0: Disable EFT
		1: Enable EFT
13	PC13DIGEFTEN	Pin PC13 Digital EFT enable





Bit Field	Name	Description
		0: Disable EFT
		1: Enable EFT
12:0	Reserved	Reserved, the reset value must be maintained.



# **6 Interrupts And Events**

### **6.1 Nested Vectored Interrupt Controller**

#### **Features**

- 53 masked interrupt channels (excluding 16 interrupt lines of Cortex®-M4F).
- 16 programmable priority levels (4-bit interrupt priority level is used);
- Low-latency exception and interrupt handling;
- Power management control;
- Implementation of system control register;

The nested vector interrupt controller (NVIC) is closely connected with the interface of processor core, which can realize low-latency interrupt handling and efficiently handle late interrupts. The nested vector interrupt controller manages interrupts including kernel exceptions.

#### **6.1.1** Systick Calibration Value Register

The system tick calibration value is fixed at 16000. When the system tick clock is set to 16MHz (the maximum value of HCLK/8), a 1ms time base is generated.

### **6.1.2** Interrupt And Exception Vectors

**Table 6-1 Vector Table** 

Position	.=	Type of Priority	Acronym	Description	Address
-	-	-	-	Reserved	0x0000_0000
-	-3	fixed	Reset	Reset	0x0000_0004
-	-2	fixed	NMI	Non maskable interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.	0x0000_0008
-	-1	fixed	HardFault	All class of fault	0x0000_000C
-	0	settable	MemManage	Memory management	0x0000_0010
-	1	settable	BusFault	Pre-fetch fault, memory access fault	0x0000_0014
-	2	settable	UsageFault	Undefined instruction or illegal state	0x0000_0018
-	-	-	-	Reserved	0x0000_001C - 0x0000_002B



Position	Priority	Type of Priority	Acronym	Description	Address
_	3	settable	SVCall	System service call via SWI instruction	0x0000_002C
-	4	settable	Debug Monitor	Debug Monitor	0x0000_0030
-	-	-	-	Reserved	0x0000_0034
-	5	settable	PendSV	Pendable request for system service	0x0000_0038
-	6	settable	SysTick	System tick timer	0x0000_003C
0	7	settable	WWDG	Window watchdog interrupt	0x0000_0040
1	8	settable	PVD	PVD through EXTI Line16 detection interrupt	0x0000_0044
2	9	settable	RTC_TAMPER_STAMP	Tamper, Time-stamp and LESCSS through EXTI Line18 interrupt	0x0000_0048
3	10	settable	RTC_WKUP	RTC Wakeup timer through EXTI line19 interrupt	0x0000_004C
4	11	settable	FLASH	Flash global interrupt	0x0000_0050
5	12	settable	RCC	RCC global interrupt	0x0000_0054
6	13	settable	EXTI0	EXTI Line0 interrupt	0x0000_0058
7	14	settable	EXTI1	EXTI Line1 interrupt	0x0000_005C
8	15	settable	EXTI2	EXTI Line2 interrupt	0x0000_0060
9	16	settable	EXTI3	EXTI Line3 interrupt	0x0000_0064
10	17	settable	EXTI4	EXTI Line4 interrupt	0x0000_0068
11	18	settable	DMA1_Channel1	DMA1 Channel1 global interrupt	0x0000_006C
12	19	settable	DMA1_Channel2	DMA1 Channel2 global interrupt	0x0000_0070
13	20	settable	DMA1_Channel3	DMA1 Channel3 global interrupt	0x0000_0074
14	21	settable	DMA1_Channel4	DMA1 Channel4 global interrupt	0x0000_0078
15	22	settable	DMA1_Channel5	DMA1 Channel5 global interrupt	0x0000_007C
16	23	settable	DMA1_Channel6	DMA1 Channel6 global interrupt	0x0000_0080
17	24	settable	DMA1_Channel7	DMA1 Channel7 global interrupt	0x0000_0084



Position	.E	Type of Priority	Acronym	Description	Address
18	25	settable	DMA1_Channel8	DMA1 Channel8 global interrupt	0x0000_0088
19	26	settable	ADC	ADC global interrupt	0x0000_008C
20	27	settable	MMU	MMU global interrupt	0x0000_0090
21	28	settable	COMP	COMP1/COMP2/COMP3 global interrupt through EXTI Line21/22/23	0x0000_0094
22	29	settable	EXTI9_5	EXTI Line[9:5] interrupts	0x0000_0098
23	30	settable	TIM1_BRK	TIM1 Break interrupt	0x0000_009C
24	31	settable	TIM1_UP	TIM1 Update interrupt	0x0000_00A0
25	32	settable	TIM1_TRG_COM	TIM1 Trigger and Commutation interrupts	0x0000_00A4
26	33	settable	TIM1_CC	TIM1 Capture Compare interrupt	0x0000_00A8
27	34	settable	TIM2	TIM2 global interrupt	0x0000_00AC
28	35	settable	TIM3	TIM3 global interrupt	0x0000_00B0
29	36	settable	TIM4	TIM4 global interrupt	0x0000_00B4
30	37	settable	I2C1_EV	I <sup>2</sup> C1 event interrupt	0x0000_00B8
31	38	settable	I2C1_ER	I <sup>2</sup> C1 error interrupt	0x0000_00BC
32	39	settable	I2C2_EV	I2C2 event interrupt	0x0000_00C0
33	40	settable	I2C2_ER	I2C2 error interrupt	0x0000_00C4
34	41	settable	SPI1	SPI1 global interrupt	0x0000_00C8
35	42	settable	SPI2	SPI2 global interrupt	0x0000_00CC
36	43	settable	USART1	USART1 global interrupt	0x0000_00D0
37	44	settable	USART2	USART2 global interrupt	0x0000_00D4
38	45	settable	UART3	UART3 global interrupt	0x0000_00D8
39	46	settable	EXTI15_10	EXTI Line[15:10] interrupts	0x0000_00DC
40	47	settable	RTCAlarm	RTC alarm through EXTI line 17 interrupt	0x0000_00E0
41	48	settable	LPTIM_WKUP	LPTIM_WKUP through EXTI line 20 interrupt	0x0000_00E4
42	49	settable	TIM8_BRK	TIM8 Break interrupt	0x0000_00E8



Position	Priority	Type of Priority	Acronym	Description	Address
43	50	settable	TIM8_UP	TIM8 Update interrupt	0x0000_00EC
44	51	settable	TIM8_TRG_COM	TIM8 Trigger and Commutation interrupts	0x0000_00F0
45	52	settable	TIM8_CC	TIM8 Capture Compare interrupt	0x0000_00F4
46	53	settable	UART4	UART4 global interrupt	0x0000_00F8
47	54	settable	TIM5	TIM5 global interrupt	0x0000_00FC
48	55	settable	TIM6	TIM6 global interrupt	0x0000_0100

## **6.2** Extended Interrupt/Event Controller (EXTI)

#### 6.2.1 **Introduction To EXTI**

The EXTl controller IP captures interrupt/event triggers and translates them into interrupt requests and event pulses. The interrupt requests are sent to the NVIC interrupt controller. The IP has an APB interface through which the following registers can beaccessed.

- Rising/Falling edge trigger selection register.
- Dedicated mask bit register for each interrupt/event line.
- Software interrupt/event configuration register.
- Interrupt pending request status register for each interrupt.
- Time Stamp selection register.

#### 6.2.2 **EXTI Main Features**

The main features of EXTI controller are as follows:

- Supports 24 software interrupt/event requests
- The corresponding interrupt/event of each input line can be independently configured with trigger or mask.
- Each interrupt line has an independent status bit.
- Supports pulse or pending input type
- Three types of trigger events are supported: rising edge, falling edge or double edge.
- Can wake up MCU to exit low-power mode

Email: sales@nsing.com.sg







Figure 6-1 EXTI Functional Diagram

#### **6.2.3** Functional Description

The EXTI contains 24 interrupt lines, of which 16 lines are from I/O pins and 8 lines are from internal modules. To generate an interrupt, the NVIC interrupt channel of the extended interrupt controller must be configured to enable the corresponding interrupt line. Select the type of rising edge, falling edge or double edge trigger event through edge trigger configuration registers EXTI\_RT\_CFG and EXTI\_FT\_CFG, and write '1' to the corresponding bit of the interrupt mask register EXTI\_IMASK to open the interrupt request. When the preset edge trigger polarity is detected on the external interrupt line, an interrupt request will be generated and the corresponding pending bit will be set to '1'. Writing '1' in the corresponding bit of the pending register will clear the interrupt request.

To generate an event, the corresponding event line must be configured and enabled. According to the required polarity of edge detection, set the rising/falling edge trigger configuration register, and write '1' in the corresponding bit of the event mask register to allow the interrupt request. When the preset edge occurs on the event line, an event request pulse will be generated, and the corresponding pending bit will not be set to '1'.

In addition, by writing '1' in the software interrupt/event register, an interrupt/event request can also be generated by software.






- Hardware interrupt configuration, select and configure 24 lines as interrupt sources as required:
  - Configure the mask bits of 24 interrupt lines (EXTI IMASK);
  - Configure the trigger selection bits (EXTI\_RT\_CFG and EXTI\_FT\_CFG) of the selected disconnection;
  - The enable and mask bits of the NVIC interrupt channel corresponding to the extended interrupt controller enable the requests in 24 interrupt lines to be correctly responded.
- Hardware configuration, select and configure 24 lines as event sources as required:
  - Configure the mask bits of 24 event lines (EXTI EMASK);
  - Configure the trigger selection bits (EXTI RT CFG and EXTI FT CFG) of the selected event line.
- Software interrupt/event configuration, select and configure 24 lines as software interrupt/event lines as required:
  - Configure 24 interrupt/event line mask bits (EXTI\_IMASK,EXTI\_EMASK);
  - Configure the request bit of the software interrupt event register (EXTI\_SWIE).



## 6.2.4 EXTI Line Mapping

Figure 6-2 External Interrupt GPIO Mapping



To configure external interrupts/events on the GPIO line through AFIO\_EXTI\_CFGy, the AFIO clock must be



enabled first. The general I/O port is connected to 16 external interrupt/event lines in the way shown above. The other eight EXTI lines are connected as follows:

- EXTI line 16 is connected to PVD output
- EXTI line 17 is connected to RTC alarm event
- EXTI line 18 is connected to the RTC timestamp event, RTC tamper event and LSECSS event
- EXTI line 19 is connected to the RTC wake-up event
- EXTI line 20 is connected to LPTIM wake-up interrupt
- EXTI line 21 is connected to COMP1 output
- EXTI line 22 is connected to COMP2 output
- EXTI line 23 is connected to COMP3 output

## **6.3 EXTI Registers**

EXTI base address: 0x40010400

### **6.3.1** EXTI Register Overview


Table 6-2 EXTI Register Overview

Offset	Register	31	30	29	28		27	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	-	0
000h	EXTI_IMASK				Rese	rv	ed			IMASK[23:0]																							
00011	Reset Value				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
004h	EXTI_EMASK	Reserved														EN	ИASЬ	ζ[23:0	0]														
	Reset Value									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
008h	EXTI_RT_CFG				Rese		ad													RT	_CF0	G[23:	0]										
00811	Reset Value				Kese	TV.	eu			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00Ch	EXTI_FT_CFG	Reserved						FT_CFG[23:0]																									
oocn	Reset Value				rese	.1 *	cu			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
010h	EXTI_SWIE				Rese				SWIE[23:0]																								
OTON	Reset Value				Kese	TV.	eu			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
014h	EXTI_PEND				Rese	erv	ed			PEND23	PEND22	PEND21	PEND20	PEND19	PEND18	PEND17	PEND16	PEND15	PEND14	PEND13	PEND12	PEND11	PEND10	PEND9	PEND8	PEND7	PEND6	PEND5	PEND4	PEND3	PEND2	PEND1	PEND0
	Reset Value				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
0101	EXTI_TS_SEL											D	1														Т	SSEL	.[3:0]				
018h	Reset Value											Reser	ved														0	0	0	0			

### 6.3.2 Interrupt Mask Register(EXTI IMASK)

Address offset: 0x00





Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained.
23:0	IMASKx	Interrupt mask on line x
		0: Mask the interrupt request from line x;
		1: open the interrupt request from line x

## 6.3.3 Event Mask Register(EXTI\_EMASK)

Address offset: 0x04

Reset value: 0x00000000

31							24	23	22	21	20	19	18	17	16
	1	ı	Rese	erved	1		l	EMASK23	EMASK22	EMASK21	EMASK20	EMASK19	EMASK18	EMASK17	EMASK16
	1		L	<u> </u>			I								
15	14	13	12	11	10	9	8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
EMASK15	EMASK14	EMASK13	EMASK12	EMASK11	EMASK10	EMASK9	EMASK8	EMASK7	EMASK6	EMASK5	EMASK4	EMASK3	EMASK2	EMASK1	EMASK0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained.
23:0	EMASKx	Event masking on line x
		0: Mask the event request from line x;
		1: open the event request from line x

## 6.3.4 Rising Edge Trigger Selection Register(EXTI\_RT\_CFG)

Address offset: 0x08

31							24	23	22	21	20	19	18	17	16
			Rese	erved				RT _CFG23	RT _CFG22	RT _CFG21	RT _CFG20	RT _CFG19	RT _CFG18	RT _CFG17	RT _CFG16
15	14	13	12	11	10	9	8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
RT _CFG15	RT _CFG14	RT _CFG13	RT _CFG12	RT _CFG11	RT _CFG10	RT _CFG9	RT _CFG8	RT _CFG7	RT _CFG6	RT _CFG5	RT _CFG4	RT _CFG3	RT _CFG2	RT _CFG1	RT _CFG0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained.




23:0	RT_CFGx	The rising edge on line x triggers the configuration bit
		0: Disables rising edge trigger (interrupts and events) on input line x.
		1: Enable rising edge trigger (interrupts and events) on input line x.

## 6.3.5 Falling Edge Trigger Selection Register(EXTI\_FT\_CFG)

Address offset: 0x0C

Reset value: 0x00000000



Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained.
23:0	FT_CFGx	The falling edge on line x triggers the configuration bit.
		0: Disables falling edge trigger (interrupts and events) on input line x.
		1: Enable falling edge trigger (interrupts and events) on input line x is allowed.

### **6.3.6** Software Interrupt Event Register(EXTI\_SWIE)

Address offset: 0x10

31							24	23	22	21	20	19	18	17	16
	1	1	Rese	erved			•	SWIE23	SWIE22	SWIE21	SWIE20	SWIE19	SWIE18	SWIE17	SWIE16
15	14	13	12	11	10	9	8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
SWIE15	SWIE14	SWIE13	SWIE12	SWIE11	SWIE10	SWIE9	SWIE8	SWIE7	SWIE6	SWIE5	SWIE4	SWIE3	SWIE2	SWIE1	SWIE0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw


Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained.
23:0	SWIEx	Software interrupt on line x
		When this bit is '0', writing '1' will set the corresponding pengding bit in
		EXTI_PEND. If this interrupt is allowed in EXTI_IMASK and EXTI_EMASK, an
		interrupt will be generated at this time.
		Note: by writing 'I' to clear the corresponding bit of EXTI_PEND, this bit can be
		cleared to '0'.



### 6.3.7 Interrupt Request Pending Register(EXTI\_PEND)

Address offset: 0x14


Reset value: 0x00000000



Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained.
23:0	PENDx	Hang bit on line x
		0: No pending request occurred.
		1: A pending trigger request has occurred.
		This bit is set to '1' when a selected edge trigger event occurs on the external interrupt
		line. Write '1' in this bit to clear it, or change the polarity of edge detection to clear
		this bit.

## 6.3.8 RTC Timestamp Selection Register(EXTI\_TS\_SEL)

Address offset: 0x18



Bit Field	Name	Description
31:4	Reserved	Reserved, the reset value must be maintained.
3:0	TSSEL[3:0]	Select external interrupt input as trigger source of timestamp event.
		0: Select EXTI0 as the trigger source of timestamp event;
		1: select EXTI1 as the trigger source of timestamp event;
		15: Select EXTI15 as the trigger source of timestamp events.



### 7 DMA Controller

### 7.1 Introduction

The DMA controller can access totally 5 AHB slaves: Flash, SRAM, ADC, ABP1 and APB2. DMA Controller is controlled by CPU to perform fast data transfer from source to destination. After configuration, data can be transferred without CPU intervention. Thus, CPU can be released for other computation/control tasks or save overall system power consumption.

The main architecture of the MCU is a multi-layer AHB-Lite bus structure with round-robin arbitration scheme. DMA and CPU core can access different slaves in parallel or same slaves sequentially.

DMA controller has 8 logic channels. Each logic channel is to serve memory access requests from single or multiple peripherals. Internal arbiter controls the priority of different DMA channels.

#### 7.2 Main Features

#### DMA main features:

- 8 DMA channels which can be configured independently.
- Each DMA channel supports hardware requests and software triggers to initiate transfer, and is configured by software.
- Each DMA channel has dedicated software priority level (DMA\_CHCFGx.PRIOLVL [1:0] bits, corresponding to 4 levels of priority) which can be configured individually. Channels with the same software priority level will further compare hardware index to decide final priority (lower index number channel will has higher priority).
- Configurable source and destination size. Address setting should correspond to data size.
- Configurable circular transfer mode for each channel.
- Each channel has 3 independent event flags and interrupts (Transfer complete, Half transfer, Transfer error), and 1 global interrupt flag (set by logical or of 3 events).
- Support three transfer types which are Memory-to-Memory, Memory-to-Peripheral and Peripheral-to-Memory.
- Access totally 5 AHB slaves: Flash, SRAM, ADC, APB1 and APB2.
- Configurable data transmit number (0~65535).



### 7.3 Block Diagram




Figure 7-1 DMA Block Diagram

## 7.4 Function Description

DMA controller and Cortex<sup>®</sup>-M4F core share the same system data bus. When CPU and DMA access the same destination (RAM or peripheral) at the same time, DMA request will suspend CPU from accessing the system bus for several cycles, and the bus arbiter will perform round-robin scheduling. This allows the CPU to get at least half of the system bus (memory or peripheral) bandwidth.

### 7.4.1 DMA Operation

A DMA request can be triggered by hardware peripherals or software, and the DMA controller processes the request according to the priority level of the channel. The data is read from the source address according to the configured transfer address and bit width, and then the read data is stored in the destination address space. After one operation, the controller calculates the number of remaining transfers and updates the source address and the destination address of the next transfer (Only internal source and destination address will be updated, user don't need to know and this won't shows in register).

Each DMA data transfer consists of three operations:

- Data access: determine the source address (DMA\_PADDRx or DMA\_MADDRx) according to the transfer direction and read data from the source address.
- Data storage: determine the destination address (DMA\_PADDRx or DMA\_MADDRx) according to the transfer direction and store the read data into the destination address space.
- Calculate the number of outstanding operations, perform a decrement operation of the DMA\_TXNUMx register, and update the source and destination addresses of the next operation.



### 7.4.2 Channel Priority and Arbitration

The DMA uses an arbitration strategy to handle multiple requests from different channels. The priority of each channel is programmable in the channel control register (DMA CHCFGx).

4 levels of priority:

- Very high priority
- High priority
- Medium priority
- Low priority

By default, channel with lower index has higher priority if the programmed priority is the same.

For memory to memory transfer, re-arbitration is carried on after 4 transfer operations.

For transfer related to periphery, re-arbitration is carried on after each transfer operation.

#### 7.4.3 DMA Channels And Number Of Transfers

Each channel can perform DMA transfer between the peripheral register at the specified address and the memory address. The number of data transferred by DMA is programmable, and the maximum supported value is 65535. The DMA TXNUM register is decremented after each transfer.

### 7.4.4 Programmable Data Bit Width, Alignment and Endians

Peripheral and memory transfer data bit width supports byte, half-word and word, which can be programmed through DMA\_CHCFGx.PSIZE and DMA\_CHCFGx.MSIZE.

When DMA\_CHCFGx.PSIZE and DMA\_CHCFGx.MSIZE are different, the DMA module aligns the data according to the Table 7-1 below.

Table 7-1 Programmable Data Width And Endian Operation (When PINC = MINC = 1)

Source Width (Bit)	Tion	Number Of Transfer (Bit)	Source: Address / Data	Transfer Operations (R: Read, W: Write)	Destination: Address / Data
			0x0 / B0	1: R B0 [7:0] @0x0, W B0 [7:0] @0x0	0x0 / B0
8	8	4		2: R B1 [7:0] @0x1, W B1 [7:0] @0x1	
			0x2 / B2	3: R B2 [7:0] @0x2, W B2 [7:0] @0x2	Address / Data
			0x3 / B3	4: R B3 [7:0] @0x3, W B3 [7:0] @0x3	0x3 / B3
			0x0 / B0	1: R B0 [7:0] @0x0, W 00B0 [15:0] @0x0	0x0 / 00B0
8	16	4	0x1 / B1	2: R B1 [7:0] @0x1, W 00B1 [15:0] @0x2	0x2 / 00B1
8	10	4	0x2 / B2	3: R B2 [7:0] @0x2, W 00B2 [15:0] @0x4	0x4 / 00B2
			0x3 / B3	4: R B3 [7:0] @0x3, W 00B3 [15:0] @0x6	0x6 / 00B3
			0x0 / B0	1: R B0 [7:0] @0x0, W 000000B0 [31:0] @0x0	0x0 / 000000B0
8	32	4	0x1 / B1	2: R B1 [7:0] @0x1, W 000000B1 [31:0] @0x4	0x4 / 000000B1
			0x2 / B2	3: R B2 [7:0] @0x2, W 000000B2 [31:0] @0x8	0x8 / 000000B2



Source Width (Bit)	Tion	Number Of Transfer (Bit)	Source: Address / Data 0x3 / B3	Transfer Operations (R: Read, W: Write)  4: R B3 [7:0] @0x3, W 000000B3 [31:0] @0xC	Destination: Address / Data  0xC / 000000B3
16	8	4	0x4 / B5B4	1: R B1B0 [15:0] @0x0, W B0 [7:0] @0x0 2: R B3B2 [15:0] @0x2, W B2 [7:0] @0x1 3: R B5B4 [15:0] @0x4, W B4 [7:0] @0x2 4: R B7B6 [15:0] @0x6, W B6 [7:0] @0x3	0x0 / B0 0x1 / B2 0x2 / B4 0x3 / B6
16	16	4	0x4 / B5B4	1: R B1B0 [15:0] @0x0, W B1B0 [15:0] @0x0 2: R B3B2 [15:0] @0x2, W B3B2 [15:0] @0x2 3: R B5B4 [15:0] @0x4, W B5B4 [15:0] @0x4 4: R B7B6 [15:0] @0x6, W B7B6 [15:0] @0x6	0x0 / B1B0 0x2 / B3B2 0x4 / B5B4 0x6 / B7B6
16	32	4	0x4 / B5B4	1: R B1B0 [15:0] @0x0, W 0000B1B0 [31:0] @0x0 2: R B3B2 [15:0] @0x2, W 0000B3B2 [31:0] @0x4 3: R B5B4 [15:0] @0x4, W 0000B5B4 [31:0] @0x8 4: R B7B6 [15:0] @0x6, W 0000B7B6 [31:0] @0xC	0x0 / 0000B1B0 0x4 / 0000B3B2 0x8 / 0000B5B4 0xC / 0000B7B6
32	8	4	0x8 / BBBAB9B8	1: R B3B2B1B0 [31:0] @0x0, W B0 [7:0] @0x0 2: R B7B6B5B4 [31:0] @0x4, W B4 [7:0] @0x1 3: R BBBAB9B8 [31:0] @0x8, W B8 [7:0] @0x2 4: R BFBEBDBC [31:0] @0xC, W BC [7:0] @0x3	0x0 / B0 0x1 / B4 0x2 / B8 0x3 / BC
32	16	4	0x4 / B7B6B5B4 0x8 / BBBAB9B8	1: R B3B2B1B0 [31:0] @0x0, W B1B0 [15:0] @0x0 2: R B7B6B5B4 [31:0] @0x4, W B5B4 [15:0] @0x2 3: R BBBAB9B8 [31:0] @0x8, W B9B8 [15:0] @0x4 4: R BFBEBDBC [31:0] @0xC, W BDBC [15:0] @0x6	0x0 / B1B0 0x2 / B5B4 0x4 / B9B8 0x6 / BDBC
32	32	4	0x8 / BBBAB9B8	1: R B3B2B1B0 [31:0] @0x0, W B3B2B1B0 [31:0] @0x0 2: R B7B6B5B4 [31:0] @0x4, W B7B6B5B4 [31:0] @0x4 3: R BBBAB9B8 [31:0] @0x8, W BBBAB9B8 [31:0] @0x8 4: R BFBEBDBC [31:0] @0xC, W BFBEBDBC [31:0] @0xC	0x0 / B3B2B1B0 0x4 / B7B6B5B4 0x8 / BBBAB9B8 0xC / BFBEBDBC

### Notice:

DMA always provide full 32-bits data to HWDATA[31:0] no matter what destination size it is (HSIZE still follows destination size setting for device supports byte/half-word operation). The HWDATA[31:0] follows the following rules:

- When source size is smaller than destination size, DMA pads the MSB with 0 until their sizes match and duplicates it to be 32 bits. E.g., source is 8 bits data 0x55 and destination size is 16 bits. DMA fills the source data with 0 to make it 16 bits and become 0x0055, then duplicate it to 32-bit data 0x0055\_0055 and provide to HWDATA[31:0]; (if destination size is 32-bit then DMA will only pad source data with 0).
- When source size is larger or equal to destination size and smaller than 32 bits, DMA duplicates source data to 32 bits data. E.g., source data is 8 bits data 0x1F, HWDATA[31:0] =0x1F1F\_1F1F. if source data is 16 bits data 0x2345,



then HWDATA[31:0] = 0x2345 2345.

This ensures peripherals that only support word operation won't generate bus error and the desired data can still move to the place we want with extra bits i.e. 0 padding. If user wants to configure an 8-bit register but is aligned to a 32-bit address boundary, the source size should be set to 8 bits and destination to 32 bits so extra bits will be padded with 0.

### 7.4.5 Peripheral/Memory Address Incrementation

DMA\_CHCFGx.PINC and DMA\_CHCFGx.MINC respectively control whether the peripheral address and memory address are enabled in auto-increment mode. The software cannot (can read) write the address register during transfer.

- In auto-increment mode, the next address to be transferred is automatically increased according to the data bit width (1, 2 or 4) after each transfer. The address of the first transfer is stored in DMA\_PADDRx or DMA MADDRx register.
- In fixed mode, the address is always fixed to the initial address.

At the end of transfer (i.e. the transfer count changes to 0), different processes will be carried out according to whether the current work is under circular mode or not.

- In non-circular mode, DMA stops after the transfer is completed. To start a new DMA transfer, need to rewrite the transfer number in the DMA TXNUMx register with the DMA channel disabled.
- In circular mode, at the end of a transfer, the content of the DMA\_TXNUMx register will be automatically
  reloaded to its initial value, and the current internal peripheral or memory address register will also be reloaded
  to the initial base address set by the DMA\_PADDRx or DMA\_MADDRx register.

### 7.4.6 Channel Configuration Procedure

The detail configuration process is as below:

- 1. Configure interrupt mask bits, 1: enable interrupts, 0 disable interrupts.
- 2. Configure transfer direction.
- 3. Configure channel peripheral address and memory address.
- 4. Configure channel priority, 0: lowest, 3: highest.
- 5. Configure peripheral and memory address increment.
- 6. Configure channel transfer block size.
- 7. If necessary, configure circular mode.
- 8. If it is memory to memory, configure MEM2MEM mode (Note: to configure DMA to work in M2M mode, user needs to set corresponding channel select value to reserved value, e.g., 53).
- 9. Repeat step  $1 \sim 8$  on channel  $1 \sim 8$ .
- 10. Enable corresponding channel.

If software is used to serve interrupt, it must enquire interrupt status register to check which interrupt occurred (software needs to write 1 to interrupt flag clear bit to clear the corresponding interrupt). Before enable channel, all interrupts corresponding to the channel should be cleared.



If the interrupt is transfer complete interrupt, software can configure the next transfer, or report to user this channel transformation is done.

#### 7.4.7 Flow Control

Three major flow controls are supported:

- Memory to memory
- Memory to peripheral
- Peripheral to memory

Flow control is controlled by two register bits in each DMA channel configuration register. Flow control is used to control source/destination and direction of DMA channel.

**Table 7-2 Flow Control Table** 

DMA_CHCFGx.MEM2MEM	DMA_CHCFGx.DIR	Source	Destination	Transfer
1	х	Memory	Memory	AHB read to AHB write, can do back2back transfer
0	1	Mamami	AHB Peripheral	AHB read to AHB write, single transfer
U	1	Memory	APB Peripheral	AHB read to APB write, single transfer
0	0	AHB Peripheral	Momory	AHB read to AHB write, single transfer
U	U	APB Peripheral	Memory	APB read to AHB write, single transfer

#### 7.4.8 Circular Mode

The circular mode is used to process circular buffers and continuous data transmission (such as ADC scan mode). The DMA\_CHCFGx.CIRC is used to enable this function. When the circular mode is activated, if the number of data to be transferred becomes 0, it will automatically be restored to the initial value when configuring the channel, and the DMA operation will continue.

If the user wants to turn off the circular mode, the user needs to write 0 to DMA\_CHCFGx.CHEN to disable the DMA channel, and then write 0 to DMA\_CHCFGx.CIRC (when DMA\_CHCFGx.CHEN is 1, other bits in the DMA\_CHCFGx register cannot be rewritten).

#### 7.4.9 Error Management

DMA access to a reserved address space will cause DMA transmission errors. When an error occurs, the transfer error flag is set, and the hardware automatically clears the current DMA channel enable bit (DMA CHCFGx.CHEN),



and the channel operation is stopped. If the transfer error interrupt enable bit is set in the DMA\_CHCFGx register, an interrupt will be generated.

#### **7.4.10 Interrupt**

#### • Transfer complete interrupt:

An interrupt is generated when channel data transfer is complete. Interrupt is a level signal. Each channel has its dedicated interrupt, interrupt mask control and interrupt status bit. Interrupt status bit is cleared when interrupt flag clear bit is set.

#### • Half transfer interrupt:

An interrupt is generated when half of the channel data is transferred. Interrupt is a level signal. Each channel has its dedicated interrupt, interrupt mask control and interrupt status bit. Interrupt status bit is cleared when interrupt flag clear bit is set.

#### • Transfer error interrupt:

An interrupt is generated when bus returned error. Interrupt is a level signal. Each channel has its dedicated interrupt, interrupt mask control and interrupt status bit. interrupt status bit is cleared when interrupt flag clear bit is set.

Interrupt Event	<b>Event Flag Bit</b>	<b>Enable Control Bit</b>
Half transfer	HTXF	HTXIE
Transfer complete	TXCF	TXCIE
Transfer error	ERRF	ERRIE

**Table 7-3 DMA Interrupt Request** 

### 7.4.11 DMA Request Mapping

Totally there are 52 DMA requests from all the peripherals. To have better support with full flexibility, register bits can be used to select which DMA request is mapped to which DMA channel. The table blow show the mapping scheme of peripherals' DMA request to DMA controller's DMA channels.

 DMA Channel Select
 Peripheral DMA Request

 sel =0
 ADC

 sel = 1
 Usart1\_tx

 sel = 2
 Usart1\_rx

 sel = 3
 Usart2\_tx

 sel = 4
 Usart2\_rx

 sel = 5
 Uart3\_tx

**Table 7-4 DMA Request Mapping** 



DMA Channel Select	Peripheral DMA Request
sel = 6	Uart3_rx
sel = 7	Uart4_tx
sel = 8	Uart4_rx
sel = 9	Spi1_tx
sel = 10	Spi1_rx
sel = 11	Spi2_tx
sel = 12	Spi2_rx
sel = 13	I2c1_tx
sel = 14	I2c1_rx
sel = 15	I2c2_tx
sel = 16	I2c2_rx
sel = 17	Tim1_ch1
sel = 18	Tim1_ch2
sel = 19	Tim1_ch3
sel = 20	Tim1_ch4
sel = 21	Tim1_com
sel = 22	Tim1_up
sel = 23	Tim1_trig
sel = 24	Tim2_ch1
sel = 25	Tim2_ch2
sel = 26	Tim2_ch3
sel = 27	Tim2_ch4
sel = 28	Tim2_up



DMA Channel Select	Peripheral DMA Request
sel = 29	Tim3_ch1
sel = 30	Tim3_ch3
sel = 31	Tim3_ch4
sel = 32	Tim3_up
sel = 33	Tim3_trig
sel = 34	Tim4_ch1
sel = 35	Tim4_ch2
sel = 36	Tim4_ch3
sel = 37	Tim4_up
sel = 38	Tim5_ch1
sel = 39	Tim5_ch2
sel = 40	Tim5_ch3
sel = 41	Tim5_ch4
sel = 42	Tim5_up
sel = 43	Tim5_trg
sel = 44	Tim6
sel = 45	Tim8_ch1
sel = 46	Tim8_ch2
sel = 47	Tim8_ch3
sel = 48	Tim8_ch4
sel = 49	Tim8_com
sel = 50	Tim8_up
sel = 51	Tim8_trg



# 7.5 DMA Registers

## 7.5.1 DMA Register Overview

**Table 7-5 DMA Register Overview** 

		Table 7-3 DMA Register Over	
Offset	Register		114       11       11       11       11       11       11       11       11       11       11       11       11       11       11       11       11       12       13       14       15       16       17       17       18       19       10       10       10       10       10       11       12       13       14       15       16       17       18       18       19       10       10       10       10       10       10       10       10       10       11       11       11       12       13       14       15       16       17       18       18       19       10       10       10       10
000h	DMA_INTSTS	HTXF8 HTXF8 GLBF8 GLBF7 HTXF7 TXCF7 GLBF7 GLBF7 GLBF6 HTXF6 HTXF6 GLBF6 GLBF6 GLBF6 GLBF6 GLBF6 GLBF6 GLBF7 GLBF7 GLBF7 GLBF7 GLBF7 GLBF8	HTXF4 TXCF4 GLBF4 ERRF3 HTXF3 TXCF3 GLBF3 ERRF2 HTXF2 TXCF2 GLBF2 GLBF2 GLBF2 GLBF2 GLBF2 GLBF2 GLBF2
	Reset Value		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
004h	DMA_INTCLR		CHTXF4 CTXCF4 CGLBF4 CERRF3 CHTXF3 CTXCF3 CGLBF3 CGLBF3 CGLBF2 CGLBF3 CG
-	Reset Value		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
008h	DMA_CHCFG1	Reserved	PRIOLUL[1: 0]  MSIZE[1:0]  PSIZE[1:0]  MINC  PINC  CIRC  DIR  ERRIE  HTXIE  TXCIE
	Reset Value		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
00Ch	DMA_TXNUM1 Reset Value	Reserved	NDTX[15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
010h	DMA_PADDR1	ADDR[31:0]	
OTOIL	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
014h	DMA_MADDR1 Reset Value	_ , , , , , , , , , , , , , , , , , , ,	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
018h	DMA_CHSEL1	Reserved	CH_SEL[5:0]
-	Reset Value		
01Ch	DMA_CHCFG2	Reserved	PRIOLVL[1:0]  MSIZE[1:0]  PSIZE[1:0]  MINC  PINC  CIRC  DIR  ERRIE  HTXIE  TXCIE
	Reset Value		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
020h	DMA_TXNUM2 Reset Value	Reserved 0	NDTX[15:0]
00.0	DMA PADDR2	ADDR[31:0]	
024h	Reset Value		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
028h	DMA_MADDR2 Reset Value	ADDR[31:0]	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
02Ch	DMA_CHSEL2	Reserved	CH_SEL[5:0]
02Ch	Reset Value		0 0 0 0 0
030h	DMA_CHCFG3  Reset Value		MEM2MEM   O   PRIOLVL[1: 0]     O   O   O     O   O   O     O   D   D   D     O   D   D   C     O   D   D   C     O   T   T   C     O   C   C   C     O   T   T   C     O   C   C   C     O   T   T   C     O   C   C   C     O   T   T   C     O   C   C   C     O   T   T   C     O   C   C   C     O   T   T   C     O   C   C   C     O   C   C   C   C     O   C   C   C   C     O   C   C   C   C     O   C   C   C   C     O   C   C   C   C     O   C   C   C   C     O   C   C   C   C     O   C   C   C   C     O   C   C   C   C     O   C   C   C   C     O   C   C   C   C   C     O   C   C   C   C   C     O   C   C   C   C   C     O   C   C   C   C   C     O   C   C   C   C   C     O   C   C   C   C     O   C   C   C   C   C     O   C   C   C   C   C     O   C   C   C   C   C     O   C   C   C   C   C     O   C   C   C   C   C   C     O   C   C   C   C   C   C     O   C   C   C   C   C   C   C     O   C   C   C   C   C   C   C   C     O   C   C   C   C   C   C   C   C   C
00.41	DMA TXNUM3		NDTX[15:0]
034h	Reset Value		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
038h	DMA_PADDR3 Reset Value	ADDR[31:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
03Ch	DMA_MADDR3 Reset Value	ADDR[31:0]	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0.401	DMA_CHSEL3		CH SEL[5:0]
040h	Reset Value	Reserved	0 0 0 0 0 0
044h	DMA_CHCFG4		MEMZMEM PRIOLVL[1: 0] MSIZE[1:0] PSIZE[1:0] MINC PINC CIRC DIR BRRIE HTXIE TXCIE TXCIE
	Reset Value DMA_TXNUM4		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
048h	Reset Value	Reserved 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
04Ch	DMA_PADDR4	ADDR[31:0]	
050h	Reset Value DMA_MADDR4	ADDR[31:0]	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Reset Value DMA_CHSEL4		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
054h	Reset Value	Reserved	0 0 0 0 0 0
058h	DMA_CHCFG5		MEMZMEM PRIOLVL[1:0]
-	Reset Value DMA_TXNUM5		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
05Ch	Reset Value	Reserved 0	NDTX[15:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
060h	DMA_PADDR5	ADDR[31:0]	
064h	Reset Value DMA_MADDR5	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
- 0 111		ויינים).ועכוז	



Offset	Register	31 30 30 22 22 24 24 24 25 25 27 27 27 27 27 27 27 27 27 27 27 27 27	15	13 12	11 10	6 8	7	5	4	3	2	1	0
	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
068h	DMA_CHSEL5	Reserved							C	H_SE	EL[5:0	)]	
00811	Reset Value	Reserved						0	0	0	0	0	0
06Ch	DMA_CHCFG6	Reserved	MEMOMEM	PRIOLVL[1:	MSIZE[1:0]	PSIZE[1:0]	MINC	CIRC	DIR	ERRIE	HTXIE	TXCIE	CHEN
	Reset Value		0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
0701	DMA_TXNUM6	n 1				NDTX	K[15:0]						
070h	Reset Value	Reserved	0 0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
07.41	DMA_PADDR6	ADDR	R[31:0]										
074h	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
0.701	DMA_MADDR6	ADDR	R[31:0]						•		•		
078h	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
07.01	DMA_CHSEL6	n i							C	H_SE	EL[5:0	)]	
07Ch	Reset Value	Reserved						0	0	0	0	0	0
080h	DMA_CHCFG7	Reserved	MEM2MEM	PRIOLVL[1:	MSIZE[1:0]	PSIZE[1:0]	MINC	CIRC	DIR	ERRIE	HTXIE	TXCIE	CHEN
	Reset Value		0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
00.41	DMA TXNUM7	ъ.				NDTX	X[15:0]		•		•	•	
084h	Reset Value	Reserved	0 0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
0001	DMA_PADDR7	ADDR	R[31:0]										
088h	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
0001	DMA_MADDR7	ADDR	R[31:0]										
08Ch	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
090h	DMA_CHSEL7	Reserved							C	H_SE	EL[5:0	)]	
09011	Reset Value	Reserved						0	0	0	0	0	0
094h	DMA_CHCFG8	Reserved	MEMOMEM	PRIOLVL[1:	MSIZE[1:0]	PSIZE[1:0]	MINC	CIRC	DIR	ERRIE	HTXIE	TXCIE	CHEN
	Reset Value		0		0 0	0 0	0 (	0	0	0	0	0	0
0001	DMA_TXNUM8					NDTX	X[15:0]	•					
098h	Reset Value	Reserved	0 0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
00.01	DMA_PADDR8	ADDR	R[31:0]						•		•		
09Ch	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
0A0h	DMA_MADDR8	ADDR	R[31:0]										
UAUN	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0 0	0 0	0 0	0 (	0	0	0	0	0	0
0A4h	DMA_CHSEL8	Reserved							C		EL[5:0	)]	
0A4n	Reset Value	Reserved						0	0	0	0	0	0

## 7.5.2 DMA Interrupt Status Register (DMA\_INTSTS)

Address offset: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ERRF8	HTXF8	TXCF8	GLBF8	ERRF7	HTXF7	TXCF7	GLBF7	ERRF6	HTXF6	TXCF6	GLBF6	ERRF5	HTXF5	TXCF5	GLBF5
r 15	r 14	r 13	r 12	r 11	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r 0
ERRF4	HTXF4	TXCF4	GLBF4	ERRF3	HTXF3	TXCF3	GLBF3	ERRF2	HTXF2	TXCF2	GLBF2	ERRF1	HTXF1	TXCF1	GLBF1
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bit Field	Name	Description
31/27/23/19/15/11/7/3	ERRFx	Transfer error flag for channel $x$ ( $x=18$ ).
		Hardware sets this bit when transfer error happen. This bit is cleared by software by
		writing '1' to DMA_INTCLR.CERRFx bit.
		0: Transfer error no happened on channel x.
		1: Transfer error happened on channel x.
30/26/22/18/14/10/6/2	HTXFx	Half transfer flag for channel x (x=18).
		Hardware sets this bit when half transfer is done. This bit is cleared by software by
		writing '1' to DMA_INTCLR.CHTXFx bit.



Bit Field	Name	Description
		0: Half transfer not yet done on channel x.
		1: Half transfer was done on channel x.
29/25/21/17/13/9/5/1	TXCFx	Transfer complete flag for channel x (x=18).
		Hardware sets this bit when transfer is done. This bit is cleared by software by writing
		'1' to DMA_INTCLR.CTXCFx bit.
		0: Transfer not yet done on channel x.
		1: Transfer was done on channel x.
28/24/20/16/12/8/4/0	GLBFx	Global flag for channel x (x=18).
		Hardware sets this bit when any interrupt events happen in this channel. This bit is
		cleared by software by writing '1' to DMA_INTCLR.CGLBFx bit.
		0: No transfer error, half transfer or transfer done event happen on channel x.
		1: One of transfer error, half transfer or transfer done event happen on channel x.

## 7.5.3 DMA Interrupt Flag Clear Register (DMA\_INTCLR)

Address offset: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CERRF8	CHTXF8	CTXCF8	CGLBF8	CERRF7	CHTXF7	CTXCF7	CGLBF7	CERRF6	CHTXF6	CTXCF6	CGLBF6	CERRF5	CHTXF5	CTXCF5	CGLBF5
w 15	w 14	w 13	w 12	w 11	w 10	w 9	w 8	w 7	w 6	w 5	w 4	w 3	w 2	w 1	w 0
CERRF4	CHTXF4	CTXCF4	CGLBF4	CERRF3	CHTXF3	CTXCF3	CGLBF3	CERRF2	CHTXF2	CTXCF2	CGLBF2	CERRF1	CHTXF1	CTXCF1	CGLBF1
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w


Bit Field	Name	Description				
31/27/23/19/15/11/7/3	CERRFx	Clear transfer error flag for channel x (x=18).				
		Software can set this bit to clear ERRF of corresponding channel.				
		0: No action.				
		1: Reset DMA_INTSTS.ERRF bit of corresponding channel.				
30/26/22/18/14/10/6/2	CHTXFx	Clear half transfer flag for channel x ( $x=18$ ).				
		Software can set this bit to clear HTXF of corresponding channel.				
		0: No action.				
		1: Reset DMA_INTSTS.HTXF bit of corresponding channel.				
29/25/21/17/13/9/5/1	CTXCFx	Clear transfer complete flag for channel x (x=18).				
		Software can set this bit to clear TXCF of corresponding channel.				
		0: No action.				
		1: Reset DMA_INTSTS.TXCF bit of corresponding channel.				
28/24/20/16/12/8/4/0	CGLBFx	Clear global event flag for channel x (x=18).				
		Software can set this bit to clear GLBF of corresponding channel.				
		0: No action.				
		1: Reset DMA_INTSTS.GLBF bit of corresponding channel.				



## 7.5.4 DMA Channel x Configuration Register (DMA\_CHCFGx)

Note: The x is channel number, x = 1...8

Address offset: 0x08+20\*(x-1)



Bit Field	Name	Description
31:15	Reserved	Reserved, the reset value must be maintained.
14	MEM2MEM	Memory to memory mode.
		Software can configure this channel to memory to memory transfer when it is not
		yet enabled.
		0: Channel transfer between memory and peripheral.
		1: Channel set to memory to memory transfer.
13:12	PRIOLVL[1:0]	Channel priority.
		Software can program channel priority when channel is not enable.
		00: Low
		01: Medium
		10: High
		11: Very high
11:10	MSIZE[1:0]	Memory data size.
		Software can configure data size read/write from/to memory address.
		00: 8-bits
		01: 16-bits
		10: 32-bits
		11: Reserved
9:8	PSIZE[1:0]	Peripheral data size.
		Software can configure data size read/write from/to peripheral address.
		00: 8-bits
		01: 16-bits
		10: 32-bits
		11: Reserved
7	MINC	Memory increment mode.
		Software can enable/disable memory address increment mode.
		0: Memory address won't increase with each transfer.
		1: Memory address increase with each transfer.
6	PINC	Peripheral increment mode.
		Software can enable/disable peripheral address increment mode.




Bit Field	Name	Description
		0: Peripheral address won't increase with each transfer.
		1: Peripheral address increase with each transfer.
5	CIRC	Circular mode.
		Software can set/clear this bit.
		0: Channel will stop after one round of transfer.
		1: Channel configure as circular mode.
4	DIR	Data transfer direction
		Software can set/clear this bit.
		0: Data transfer from Peripheral to Memory
		1: Data transfer from Memory to Peripheral.
3	ERRIE	Transfer error interrupt enable.
		Software can enable/disable transfer error interrupt.
		0: Disable transfer error interrupt of channel x.
		1: Enable transfer error interrupt of channel x.
2	HTXIE	Half transfer interrupt enable.
		Software can enable/disable half transfer interrupt.
		0: Disable half transfer interrupt of channel x.
		1: Enable half transfer interrupt of channel x.
1	TXCIE	Transfer complete interrupt enable.
		Software can enable/disable transfer complete interrupt.
		0: Disable transfer complete interrupt of channel x.
		1: Enable transfer complete interrupt of channel x.
0	CHEN	Channel enable.
		Software can set/reset this bit.
		0: Disable channel.
		1: Enable channel.

## 7.5.5 DMA Channel x Transfer Number Register (DMA\_TXNUMx)

Note: The x is channel number, x = 1...8

Address offset: 0x0c+20 \* (x-1)



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	NDTX	Number of data to transfer.



Bit Field	Name	Description
		Number of data to be transferred (0 $\sim$ 65535). Software can read/write the number of
		transfers when channel is disable and it will be read only after channel enable. Every
		successful transfer of corresponding DMA channel will decrease this register by 1. If
		circular mode is enable, it will automatically reload pre-set value when it reach zero.
		Otherwise it will keep at zero and reset channel enable.


### 7.5.6 DMA Channel x Peripheral Address Register (DMA\_PADDRx)

Note: The x is channel number, x = 1...8

Address offset: 0x10+20\*(x-1)

Reset value: 0x0000 0000

This register can only be written if the channel is disabled (DMA CHCFGx.CHEN = 0).



Bit Field	Name	Description
31:0	ADDR	Peripheral address.
		Peripheral starting address for DMA to read/write from/to.
		Increment of address will be decided by DMA_CHCFGx.PSIZE. With
		DMA_CHCFGx.PSIZE equal to 01, DMA ignores bit 0 of PADDR and if
		DMA_CHCFGx.PSIZE equal to 10 DMA will ignore bit [1:0] of PADDR.

### 7.5.7 DMA Channel x Memory Address Register (DMA\_MADDRx)

Note: The x is channel number, x = 1...8

Address offset: 0x14+20 \* (x-1)

Reset value: 0x0000 0000

This register can only be written if the channel is disabled (DMA CHCFGx.CHEN = 0).

31												16
	,	,		,	ADDF	R[31:0]			,	,	,	
					r	w			l			
15												0
					ADDF	R[31:0]	1			1		
					r	w	•	•				

Bit Field	Name	Description		
31:0	ADDR	ADDR Memory address.		
		Memory starting address for DMA to read/write from/to.		




Bit Field	Name	Description
		Increment of address will be decided by DMA_CHCFGx.MSIZE. With
		DMA_CHCFGx.MSIZE equal to 01, DMA ignores bit 0 of MADDR and if
		DMA_CHCFGx.MSIZE equal to 10 DMA will ignore bit [1:0] of MADDR.

### 7.5.8 DMA Channel x Channel Request Select Register (DMA\_CHSELx)

Note: The x is channel number, x = 1...8

Address offset: 0x18+20 \* (x-1)

Reset value: 0x0000 0000



Bit Field Name Description 31:6 Reserved Reserved, the reset value must be maintained. 5:0 CH\_SEL[5:0] DMA channel request selection 0x00: ADC 0x01: USART1\_TX 0x02: USART1 RX 0x03: USART2 TX 0x04: USART2\_RX 0x05: UART3\_TX 0x06: UART3\_RX 0x07: UART4\_TX 0x08: UART4\_RX 0x09: SPI1\_TX 0x0A: SPI1\_RX  $0x0B: SPI2\_TX$ 0x0C: SPI2 RX  $0x0D: I2C1_TX$ 0x0E: I2C1 RX 0x0F: I2C2\_TX 0x10: I2C2\_RX 0x11: TIM1\_CH1 0x12: TIM1\_CH2 0x13: TIM1 CH3 0x14: TIM1\_CH4 0x15: TIM1 COM 0x16: TIM1\_UP



Bit Field	Name	Description
		0x17: TIM1_TRIG
		0x18: TIM2_CH1
		0x19: TIM2_CH2
		0x1A: TIM2_CH3
		0x1B: TIM2_CH4
		0x1C: TIM2_UP
		0x1D: TIM3_CH1
		0x1E: TIM3_CH3
		0x1F: TIM3_CH4
		0x20: TIM3_UP
		0x21: TIM3_TRIG
		0x22: TIM4_CH1
		0x23: TIM4_CH2
		0x24: TIM4_CH3
		0x25: TIM4_UP
		0x26: TIM5_CH1
		0x27: TIM5_CH2
		0x28: TIM5_CH3
		0x29: TIM5_CH4
		0x2A: TIM5_UP
		0x2B: TIM5_TRIG
		0x2C: TIM6
		0x2D: TIM8_CH1
		0x2E: TIM8_CH2
		0x2F: TIM8_CH3
		0x30: TIM8_CH4
		0x31: TIM8_COM
		0x32: TIM8_UP
		0x33: TIM8_TRIG



### **8 CRC Calculation Unit**

### **8.1 CRC Introduction**

This module integrates the functions of CRC32 and CRC16, and the cyclic redundancy check (CRC) calculation unit obtains any CRC calculation result according to a fixed generator polynomial. In other applications, CRC technology is mainly used to verify the correctness and integrity of data transmission or data storage. EN/IEC 60335-1 provides a method to verify the integrity of Flash memory. CRC calculation unit can calculate the signature of the software when the program is running, then compare it with the reference signature generated during connection, and then store it in the specified memory space.

### **8.2 CRC Main Features**

#### **8.2.1** CRC32 Module

- $CRC32(X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^{8}+X^{7}+X^{5}+X^{4}+X^{2}+X+1)$
- 32 bits of data to be checked and 32 bits of output check code.
- CRC calculation time: 1 AHB clock cycle (HCLK)
- General-purpose 8-bit register (can be used to store temporary data)

#### **8.2.2 CRC16 Module**

- CRC16(X16+X15+X2+1)
- There are 8 bits of data to be checked and 16 bits of output check code.
- CRC calculation time: 1 AHB clock cycle (HCLK)
- The verification initial value can be configured, and the size end of the data to be verified can be configured.
- Support 8bit LRC check value generation

The following figure is the block diagram of CRC unit.






Figure 8-1 CRC Calculation Unit Block Diagram

### **8.3 CRC Function Description**

#### 8.3.1 CRC32

CRC unit contains one 32-bit data register:

- Writing this register to input CRC data.
- Reading this register to get the calculated CRC result.

Every writing operation to this data register triggers the calculation of this new data with the previous calculation result (CRC calculation is performed on the whole 32-bit word rather than byte by byte).

BUS writing operation is to be hold during CRC calculation, thus back-back writting or writing-reading is supported.

CRC\_CRC32DAT can be re-initialized to 0xFFFFFFF by setting CRC\_CRC32CTRL.RESET. This operation does not affect the data in register CRC\_CRC32IDAT.

### 8.3.2 CRC16

CRC CRC16CTRL.ENDHL controls Little Endian format or Big Endian format.

To clear the result of the last CRC operation, set CRC\_CRC16CTRL.CLR to 1 or CRC\_CRC16D to 0.

The initial value of CRC calculation can be configured by writing the CRC\_CRC16D register. By default, the initial value is the result of the last calculation.

LRC calculation is the same as CRC calculation. Both are carried out at the same time. CRC or LRC can be read out depending on needs. If the initial value needs to be set, the LRC register should be configured first.




# **8.4 CRC Registers**

### 8.4.1 CRC Register Overview

The following table lists the registers and reset values of CRC.


#### **Table 8-1 CRC Register Overview**



### 8.4.2 CRC32 Data Register (CRC\_CRC32DAT)

Address offset: 0x00

Reset value: 0xFFFF FFFF




Bit Field	Name	Description
31:0	CRC32DAT[31:0]	CRC32 Data register.
		The written data is the CRC value to be checked. The read data is the CRC calculation result. Only 32-
		bit operations are supported.

### 8.4.3 CRC32 Independent Data Register (CRC CRC32IDAT)

Address offset: 0x04






Bit Field	Name	Description			
31:8	Reserved	Reserved, the reset value must be maintained.			
7:0	CRC32IDAT[7:0]	OAT[7:0] Independent 8-bit data register.			
		General 8 bits data register. It is for temporary stored 1-byte data. CRC_CRC32CTRL.RESET reset			
		signal will not impact this register.			

Note: this register is not a part of CRC calculation and can be used to store any data.

## 8.4.4 CRC32 Control Register (CRC\_CRC32CTRL)

Address offset: 0x08

Reset value: 0x0000 0000



 Bit Field
 Name
 Description


 31:1
 Reserved
 Reserved, the reset value must be maintained.

 0
 RESET
 RESET signal.

 It can reset CRC module and set data register to be 0xFFFF\_FFF. This reset can only write 1, and hardware will clear to 0 automatically.

# 8.4.5 CRC16 Control Register (CRC\_CRC16CTRL)

Address offset: 0x0C



Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained.




Bit Field	Name	Description
2	CLR	Clear CRC16 results.
		0: Not clear.
		1: Clear to default value 0x0000. Set this bit to 1 will only maintain 1 clock cycle, hardware will
		clear automatically. (Software read always 0).
1	ENDHL	Data to be verified start to calculate from MSB or LSB(configured endian).
		0: From MSB to LSB
		1: From LSB to MSB
		This bit is only for data to be verified.
0	Reserved	Reserved, the reset value must be maintained.

Note: 8-bits, 16-bits and 32-bits operations are supported.

## 8.4.6 CRC16 Input Data Register (CRC\_CRC16DAT)

Address offset: 0x10

Reset value: 0x0000 0000



 Bit Field
 Name
 Description


 31:8
 Reserved
 Reserved, the reset value must be maintained.

 7:0
 CRC16DAT[7:0]
 Data to be verified.

Note: 8-bits, 16-bits and 32-bits operations are supported.

### 8.4.7 CRC Cyclic Redundancy Check Code Register (CRC CRC16D)

Address offset: 0x14



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	CRC16D[15:0]	16-bit value of cyclic redundancy result data.
		Every time the software writes the CRC16DAT register, the 16-bit calculated data from




Bit Field	Name	Description
		CRC16 is updated in this register.

Note: 8-bits, 16-bits and 32-bits operations are supported (8-bit operations must be performed twice in a row to ensure that 16-bit initial values are configured properly)

## 8.4.8 LRC Result Register (CRC\_LRC)

Address offset: 0x18



Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7:0	LRCDAT[7:0]	LRC check value register.
		Software need to write initial value before use. And then each writing data to
		CRC_CRC16DAT will be XOR with CRC_LCR register value. The result will be stored in
		CRC_LRC. Software read the result. It should be cleared before next use.



## 9 Advanced-control Timers (TIM1 and TIM8)

### 9.1 TIM1 and TIM8 Introduction

The advanced control timers (TIM1 and TIM8) are mainly used in the following scenarios: counting the input signals, measuring the pulse width of the input signal and generating the output waveforms, etc.

Advanced control timers have complementary output function with dead-time insertion and break function, which are suitable for motor control.

### 9.2 Main Features Of TIM1 and TIM8


- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting). TIM1 support center-aligned asymmetric mode.
- 16-bit programmable prescaler. (The prescaler factor can be configured with any value between 1 and 65536)
- Programmable repetition counter
- TIM1 up to 9 channels, TIM8 up to 6 channels.
- up to 4 capture/compare channels:
  - PWM output
  - Output compare
  - One-pulse mode output
  - Input capture
- The events that generate the interrupt/DMA are as follows:
  - Update event
  - Trigger event
  - Input capture
  - Output compare
  - Break signal input
- Complementary outputs with programmable dead-time.
  - For TIM1, channel 1,2,3,4 support this feature.
  - For TIM8, channel 1,2,3 support this feature
- Timer can be controlled by external signal
- Timers can be linked together internally for timer synchronization or chaining
- TIM1 CC5 and TIM8 CC5 are used for COMP blanking.
- For TIM1, the pulse signal output by channel 4/7/8/9 is configured as the rising and falling edges to trigger the



ADC.

- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position;
- Hall sensor interface: used to do three-phase motor control;

Figure 9-1 Block Diagram Of TIM1



The event Interrupt and DMA output

 ${\it The \ capture \ channel \ 1 \ input \ can \ come \ from \ IOM \ or \ comparator \ output}$ 






Figure 9-2 Block Diagram Of TIM8

The capture channel 1 input can come from IOM or comparator output

## 9.3 TIM1 And TIM8 Function Description

#### 9.3.1 Time-base Unit

The advanced-control timer's time-base unit mainly includes: prescaler, counter, auto-reload and repetition counter. When the time base unit is operating, the software can read and write the corresponding registers (TIMx\_PSC, TIMx\_CNT, TIMx\_AR and TIMx\_REPCNT) at any time.

Depending on the setting of the auto-reload preload enable bit (TIMx\_CTRL1.ARPEN), the value of the preload register is transferred to the shadow register immediately or at each update event UEV. When TIMx\_CTRL1.UPDIS=0, a counter overflow/underflow or software setting TIMx\_EVTGEN.UDGN will generate an update event. The counter CK\_CNT is valid only when the TIMx\_CTRL1.CNTEN bit is set. The counter starts counting one clock cycle after the TIMx\_CTRL1.CNTEN bit is set.



#### 9.3.1.1 Prescaler description

The TIMx\_PSC register consists of a 16-bit counter that can be used to divide the counter clock frequency by any factor between 1 and 65536. It can be changed on the fly as this register is buffered. The new prescaler value is only taken into account at the next update event.

CNTEN

CK\_PSC

Timer Clock = CK\_CNT

Counter register 87 \ 88\ 89\ 8A\ 8B\ 8C\ 00 \ 01

Update event (UEV)

Prescaler controller register 0 \ 3

Write a new value in TIMx\_PSC

Prescaler counter 0 \ 0 \ 1 \ 2 \ 3 \ 0 \ 1 \ 2 \ 3 \

Prescaler buffer 0 \ 3

Figure 9-3 Counter Timing Diagram With Prescaler Division Change From 1 To 4

### 9.3.2 Counter Mode

#### 9.3.2.1 Up-counting mode

In up-counting mode, the counter will count from 0 to the value of the register TIMx\_AR, then it resets to 0. And a counter overflow event is generated.

If the TIMx\_CTRL1.UPRS bit (select update request) and the TIMx\_EVTGEN.UDGN bit are set, an update event (UEV) will be generated. And TIMx\_STS.UDITF will not be set by hardware, therefore, no update interrupts or DMA requests are generated. This to avoid generating an update interrupt when clearing the counter.

Depending on the TIMx\_CTRL1.UPRS, when an update event occurs, all registers are updated and the TIMx STS.UDITF is set:

- The repetition counter reloads the contents of the TIMx REPCNT
- Update auto-reload shadow registers with preload value(TIMx AR), when TIMx CTRL1.ARPEN = 1.
- The prescaler shadow register is reloaded with the preload value(TIMx PSC).

To avoid updating the shadow registers when new values are written to the preload registers, you can disable the



update event by setting TIMx CTRL1.UPDIS=1.

When an update event is generated, the counter will still be cleared and the prescaler counter will also be set to 0 (but the prescaler value will remain unchanged).

The figure below shows some examples of the counter behavior for different prescaler factors in the up-counting mode.

Figure 9-4 Timing Diagram Of Up-Counting. The Internal Clock Divider Factor = 2/N







Figure 9-5 Timing Diagram Of The Up-Counting, Update Event When ARPEN=0/1





### 9.3.2.2 Down-counting mode

In down-counting mode, the counter will decrement from the value of the register TIMx\_AR to 0, then restart from the auto-reload value and generate a counter underflow event.

The process of configuring update events and updating registers in down-counting mode is the same as in up-counting mode, see Section 9.3.2.1.

The figure below shows some examples of the counter behavior and the update flags for different division factors in the down-counting mode.




Figure 9-6 Timing Diagram Of The Down-Counting, Internal Clock Divided Factor = 2/N

#### 9.3.2.3 Center-aligned mode

### 9.3.2.3.1 Center-aligned symmetric mode

In center-aligned symmetric mode, the counter increments from 0 to the value ( $TIMx\_AR$ ) – 1, a counter overflow event is generated. It then counts down from the auto-reload value ( $TIMx\_AR$ ) to 1 and generates a counter underflow event. Then the counter resets to 0 and starts counting up again.

In this mode, the TIMx\_CTRL1.DIR direction bits have no effect and the count direction is updated and specified by hardware. Center-aligned mode is active when the TIMx\_CTRL1. CAMSEL bit is not equal to "00".



An update event can be generated at each time the counter overflows and at each time the counter underflows. Alternatively, an update event can also be generated by setting the TIMx\_EVTGEN. UDGN bit (either by software or using a slave mode controller). In this case, the counter restarts from 0, and the presclaer counter also restarts from 0.

Note: if an update is generated due to a counter overflow, the auto-reload value will be updated before the counter is reloaded.

Figure 9-7 Timing Diagram Of The Center-Aligned, Internal Clock Divided Factor =2/N







Figure 9-8 A Center-Aligned Sequence Diagram That Includes Counter Overflows And Underflows (ARPEN = 1)



### 9.3.2.3.2 Center-aligned asymmetric mode

Center-aligned asymmetric mode is used only for TIM1.

In center-aligned asymmetric mode (TIMx\_CTRL1. ASYMMETRIC is 1 and TIMx\_CTRL1.CAMSEL[1:0] is non-

nsing.com.sg

**NSING** 

zero), the counter counts from 0 to the auto-reload value ( $TIMx\_AR$ ) – 1 and generates a counter overflow event, then counts from the auto-reload value down to 1 and generates a counter underflow event and then restarts counting from 0.

The TIMx\_CTRL1.DIR cannot be written in this mode. It is updated by hardware and indicates the current direction of the counter.

When the channel is not 1,2,3,4, the comparison value are compared with CCDATx. When the dead time generator is turned on, note that when DIR = 0, the dead time insertion point is at which the counter value is equal to CCDATx(x=1,2,3,4), and when DIR = 1, the dead time insertion point is at which the counter value is equal to CCDDATx(x=1,2,3,4).

The update events can be generated at each time the counter overflows and at each time the counter underflows. Alternatively, an update event can also be generated by setting the TIMx\_EVTGEN. UDGN bit (either by software or using a slave mode controller). In this case, the counter restarts from 0, and the presclaer counter also restarts from 0.

Note: if the update generated due to a counter overflow, the auto-reload value will be updated before the counter is reloaded.



AR -----CCDDAT1----------CCDDAT2----------CCDDAT3---------CCDAT4-------- CCDDAT4 DIR = 0------CCDAT3----------CCDAT2--DIR = 1····CCDAT1-PWM1 PWM2 PWM3 PWM4

Figure 9-9 The Output Waveform Corresponding To The Asymmetric Mode

Since the triggering function of CC7/CC8/CC9 channels is added, and the triggering function of CC4 has been modified, the description of CC4/CC7/CC8/CC9 channels to ADC triggering is now described.

When the timer is working in center-aligned asymmetric mode, each channel (CC4/CC7/CC8/CC9) can individually trigger the ADC when MMSEL3 = 1. If  $TIMx\_CTRL1.CMODE[1:0]=00$  in CCDATx(x=4,7,8,9), the CCDAT value of CCDATx will only trigger ADC when DIR =0.



AR

CCDAT9

DIR = 0

DIR = 1

Trigger ADC to sample 4 times

Figure 9-10 Ccdatx(X=4,7,8,9), Trigger ADC When DIR = 0

If TIMx\_CTRL1.CMODE[1:0]=01 in CCDATx(x=4,7,8,9), the CCDAT/CCDDAT value of CCDATx will only trigger ADC when DIR =1.






Figure 9-11 Ccdatx(X=4,7,8,9), Trigger ADC When DIR = 1

If  $TIMx\_CTRL1.CMODE[1:0]=1x$  in CCDATx(x=4,7,8,9), the CCDAT/CCDDAT value of CCDATx will trigger ADC when DIR=0 or DIR=1.



AR

CCDAT9

DIR = 0

DIR = 1

CCDAT8

CCDAT7

CCDAT7

CCDAT4

Trigger ADC to sample 4 times

Figure 9-12 Ccdatx(X=4,7,8,9), Trigger ADC When DIR = 0 Or DIR = 1

In the preceding figure, trigger is valid if channel 4 counting up to CCDAT4 or counting down to CCDAT4, or channel 7/8/9 counting up/down to CCDAT7/8/9.

## 9.3.3 Repetition Counter

The basic unit of Section 9.3.1 describes the conditions for generating an update event (UEV). An update event (UEV) is actually only generated when the repetition counter reaches zero, which is valuable for generating PWM signals.

This means that data is transferred from the preload registers to the shadow registers every N+1 counter overflow or underflow, where N is the value in the TIMx REPCNT.

The repetition counter is decremented:

- In the up-counting mode, each time the counter reaches the maximum value, an overflow occurs.
- In down-counting mode, each time the counter decrements to the minimum value, an underflow occurs.
- In center-aligned mode, each time the counter overflows or underflows.

Its repetition rate is defined by the value of the TIMx REPCNT register.

Repetition counters feature automatic reloading. The update event (generated by setting TIMx\_EVTGEN.UDGN or hardware through slave mode controller) occurs immediately, regardless of the value of the repetition counter.



Figure 9-13 Repeat Count Sequence Diagram in Down-Counting Mode





Figure 9-14 Repeat Count Sequence Diagram in Up-Counting Mode

Software clear



Software clear






Figure 9-15 Repeat Count Sequence Diagram in Center-Aligned Mode

#### 9.3.4 Clock Selection

- The internal clock of Advanced-control timers:CK INT
- Two kinds of external clock mode:
  - external input pin
  - external trigger input ETR
- Internal trigger input (ITRx): one timer is used as a prescaler for another timer.

## 9.3.4.1 Internal clock source (CK\_INT)

When the TIMx\_SMCTRL.SMSEL is equal to "000", the slave mode controller is disabled. The three control bits (TIMx\_CTRL1.CNTEN、TIMx\_CTRL1.DIR、TIMx\_EVTGEN.UDGN) can only be changed by software (except TIMx\_EVTGEN. UDGN, which remains cleared automatically). It is provided that the TIMx\_CTRL1.CNTEN bit is written as' 1' by softwave, the clock source of the prescaler is provided by the internal clock CK\_INT.



CEN=CNTEN

Internal clock

UDGN

CNT\_INIT


Counter clock = CK\_CNT=CK\_PSC

Counter register  $61 \qquad 62 (63) (64) (65) (66) (00) (01) (02) (03) (04) (05) (06) (07)$ 

Figure 9-16 Control Circuit In Normal Mode, Internal Clock Divided By 1

## 9.3.4.2 External clock source mode 1

Figure 9-17 TI2 External Clock Connection Example



This mode is selected by configuring TIMx\_SMCTRL.SMSEL=111. The counter can be configured to count on the rising or falling edge of the clock at the selected input.



For example, to configure up-counting mode to count on the rising edge of the clock at the T12 input, the configuration steps are as follows:

- Configure TIMx CCMOD1.CC2SEL equal to '01', CC2 channel is configured as input, IC2 is mapped to TI2
- Configure TIMx\_CCEN.CC2P equal to '0', select clock rising edge polarity
- To select input filter bandwidth by configuring TIMx\_CCMOD1.IC2F[3:0] (if filter is not needed, keep IC2F bit at '0000')
- Configure TIMx SMCTRL.SMSEL equal to '111', select timer external clock mode 1
- Configure TIMx\_SMCTRL.TSEL equal to '110', select TI2 as the trigger input source
- Configure TIMx\_CTRL1.CNTEN equal to '1' to start the counter

Note: the capture prescaler is not used for triggering, so it does not need to be configured

When the rising edge of the timer clock occurs at TI2=1, the counter counts once and the TIMx\_STS .TITF flag is set.

The delay between the rising edge of TI2 and the actual clock of the counter depends on the resynchronization circuit at the input of TI2.




Figure 9-18 Control Circuit In External Clock Mode 1

#### 9.3.4.3 External clock source mode 2

This mode is selected by TIMx\_SMCTRL .EXCEN equal to 1. The counter can count on every rising or falling edge of the external trigger input ETR.

The following figure is a schematic diagram of the external trigger input module in External clock source mode 2



TI1F rising or falling Encode mode TI2F rising or falling Polarity Selection  $TIMx\_SMCTRL.EXTP$ ETR pin External clock TRGI rising mode 1 ETRP External clock ETRF rising Prescaler mode 2 /1,/2,/4,/8 CK PSC TIMx SMCTRL.EXTPS[1:0] CK\_INT rising Internal clock mode Filter Down counter TIMx SMCTR.EXTF[3:0] TIMx SMCTRL.EXCE TIMx SMCTRL.SMSE L[2:0]

Figure 9-19 External Trigger Input Block Diagram

For example, use the following configuration steps to make the up counter count every 2 rising edges on ETR.

- Since no filter is needed in this case, make TIMx\_SMCTRL .EXTF[3:0] equal to '0000'
- Configure the prescaler by making TIMx SMCTRL.EXTPS[1:0] equal to '01'
- Select the polarity on ETR pin by setting TIMx SMCTRL.EXTP equal to '0', the rising edge of ETR is valid
- External clock mode 2 is selected by setting TIMx\_SMCTRL .EXCEN equal to '1'
- Turn on the counter by setting TIMx CTRL1. CNTEN equal to '1'

The counter counts every 2 rising edges of ETR. The delay between the rising edge of ETR and the actual clock of the counter is due to a resynchronization circuit on the ETRP signal.




Figure 9-20 Control Circuit In External Clock Mode 2



## 9.3.5 Capture/Compare Channels

The capture/compare channels include capture/compare registers and shadow registers. The input stage consists of digital filters, multiplexers and prescalers. The output section includes comparators and output controls.

The input signal TIx is sampled and filtered to generate the signal TIxF. A signal (TIxF\_rising or TIxF\_falling) is then generated by the edge detector of the polarity select function, the polarity of which is selected by the TIMx\_CCEN.CCxP bits. This signal can be used as a trigger input for the slave mode controller. At the same time, the signal ICx is sent to the capture register after frequency division. The following figure shows a block diagram of a capture/compare channel.




Figure 9-21 Capture/Compare Channel (Example: Channel 1 Input Stage)

The output stage generates an intermediate waveform OCxRef (active high) as reference. The polarity acts at the end of the chain.



CC1SEL[1] CC1SEL[0] IC1PSC CC1EN Input mode Read CCDAT1H TIM1\_EVTGEN.CC1GN Read CCDAT1L Read in APB Bus progress MCU Peripheral interface 16 bit High 8-bits Capture/ Capture/ transfer compare compare Counter preload register shadow register Low 8-bits Output Comparator mode Write CCDAT1H Write in progress Write CCDAT1L CC1SEL[0] CC1SEL[1] TIM1 CCMOD1.OC1PEN From time base unit


Figure 9-22 Capture/Compare Channel 1 Main Circuit



To the master mode controller Output enable circuit Polarity Seletion OC1 TIMI CCEN.CCINEN TIMI CCEN **ETRF** Ocref clr int TIMI\_CCEN.CCINEN TIM1 CCEN.CCIEN CCIP TIM1 CCEN.CC1EN 'IMI\_BKDT.MOEN 0 **'**0' CNT=CCR1 κ0 OC1REFC 01 TIM1\_BKDT.OSSR CNT>CCR1 OC1ERF Dead-time Output mode controller generator OCxERF TIMI CCMODI.OCICE! Seletion TIMI CCMODI.OCIM Output enable Output selector TIM1 BKDT.DTG/7:01 TIMI\_CCEN CCINP 11 D[2:0] TMI\_CCMOD1.OC1CE circuit 10 0 TIM1\_CCMOD1 .OC1MD[2:0] OC1REFC 0xOC1N TIMI\_CCEN.CCINEN TIM1\_CCEN.CCIEN TIMI CCEN.CCIEN TIMI BKDT.MOEN TIMI BKDT.OSSI TIMI\_BKDT.OSSR

Figure 9-23 Output Part Of Channels (X= 1,2,3,4 For TIM1; X= 1,2,3 For TIM8. Take Channel 1 As Example)

Figure 9-24 Output Part Of Channelx (For TIM8, X=4)



Reads and writes always access the preloaded registers when capturing/comparing. The two specific working processes are as follows:

In capture mode, the capture is actually done in the shadow register, and then the value in the shadow register is copied into the preload register.

In compare mode, the value of the preload register is copied into the shadow register, which is compared with the counter.

## 9.3.6 Input Capture Mode

In input capture mode, the TIMx CCDATx registers are used to latch the counter value after the ICx signal detects.

There is a capture interrupt flag TIMx\_STS.CCxITF, which can trigger an interrupt or DMA request if the corresponding interrupt enable is pulled high.



The TIMx\_STS. CCxITF bit is set by hardware when a capture event occurs and is cleared by software or by reading the TIMx\_CCDATx register.

The overcapture flag TIMx\_STS.CCxOCF is set equal to 1 when the counter value is captured in the TIMx\_CCDATx register and TIMx\_STS.CC1ITF is pulled high. Unlike the former, TIMx\_STS.CCxOCF is cleared by writing 0 to it.

To achieve a rising edge of the TI1 input to capture the counter value into the TIMx\_CCDAT1 register, the configuration flow is as follows:

• To select a valid input:

Configure TIMx\_CCMOD1.CC1SEL to '01'. At this time, the input is the CC1 channel, and IC1 is mapped to TI1.

• Define the input filter duration required for programming:

Define the sampling frequency of the TI1 input and the length of the digital filter by configuring the TIMx\_CCMODx.ICxF bits. Example: If the input signal jitters up to 5 internal clock cycles, we must choose a filter duration longer than 5 clock cycles. When 8 consecutive samples (sampled at f<sub>DTS</sub> frequency) with the new level are detected, we can validate the transition on TI1. Then configure TIMx\_CCMOD1. IC1F to '0011'.

- Select the rising edge as the valid transition polarity on the TI1 channel by configuring TIMx\_CCEN.CCIP=0.
- Configure the input prescaler. In this example, configure TIMx\_CCMOD1.IC1PSC= '00' to disable the prescaler because we want to capture every valid transition.
- Enable capture by configuring TIMx CCEN. CC1EN = '1'.

If you want to enable DMA request, you can configure TIMx\_DINTEN.CC1DEN=1.If you want enable related interrupt request, you can configureTIMx\_DINTEN.CC1IEN bit=1

# 9.3.7 PWM Input Mode

There are some differences between PWM input mode and normal input capture mode, including:

- Two ICx signals are mapped to the same TIx input.
- The two ICx signals are active on edges of opposite polarity.
- Select one of two TIxFP signals as trigger input.
- The slave mode controller is configured in reset mode.

For example, the following configuration flow can be used to know the period and duty cycle of the PWM signal on TI1 (It depends on the frequency of CK INT and the value of the prescaler).

- Configure TIMx CCMOD1.CC1SEL equal to '01' to select TI1 as valid input for TIMx CCDAT1.
- Configure TIMx\_CCEN.CC1P equal to '0' to select the active polarity of filtered timer input 1(TI1FP1), active
  on the rising edge.
- Configure TIMx CCMOD1.CC2SEL equal to '10' select TI1 as valid input for TIMx CCDAT2.
- Configure TIMx\_CCEN.CC2P equal to 1 to select the valid polarity of filtered timer input 2(TI1FP2), active on the falling edge.
- Configure TIMx SMCTRL.TSEL=101 to select filtered timer input 1 (TI1FP1) as valid trigger input.



- Configure TIMx SMCTRL.SMSEL=100 to configure the slave mode controller to reset mode.
- Configure TIMx CCEN. CC1EN=1 and TIMx CCEN.CC2EN=1 to enable capture.

TI1 TIMx CNT 0004 0000 0001 0002 0003 0004 0000 TIMx CCDAT1 0004 0002 TIMx\_CCDAT2 IC1 capture IC2 capture IC1 capture IC2 capture Pulse width Period Reset counter measurement measurement

**Figure 9-25 PWM Input Mode Timing** 

Because of only filter timer input 1 (TI1FP1) and filter timer input 2 (TI2FP2) are connected to the slave mode controller, the PWM input mode can only be used with the TIMx\_CH1/TIMx\_CH2 signals.

#### 9.3.8 Forced Output Mode

In output mode (TIMx\_CCMODx.CCxSEL=00), software can force output compare signals to active or inactive level directly.

User can set TIMx\_CCMODx. OCxMD=101 to force the output compare signal to active level. And the OCxREF will be forced high, OCx get opposite value to CCxP polarity bit. On the other hand, user can set TIMx\_CCMODx. OCxMD=100 to force the output compare signal to low level.

The values of the TIMx CCDATx shadow register and the counter still comparing with each other in this mode.


The comparison between the output compare register TIMx\_CCDATx and the counter TIMx\_CNT has no effect on OCxREF. And the flag still can be set. Therefore, the interrupt and DMA requests still can be sent.

## 9.3.9 Output Compare Mode

User can use this mode to control the output waveform, or to indicate that a period of time has elapsed.

When the capture/compare register and the counter have the same value, the output compare function's operations are as follow:

• TIMx CCMODx.OCxMD is for output compare mode, and TIMx CCEN.CCxP is for output polarity. When





the compare matches, if set TIMx\_CCMODx.OCxMD=000, the output pin will keep its level;if set TIMx\_CCMODx.OCxMD=001, the output pin will be set active;if set TIMx\_CCMODx.OCxMD=010, the output pin will be set inactive;if set TIMx\_CCMODx.OCxMD=011, the output pin will be set to toggle.

- Set TIMx STS.CCxITF.
- If user set TIMx DINTEN.CCxIEN, a corresponding interrupt will be generated.
- If user set TIMx\_DINTEN.CCxDEN and set TIMx\_CTRL2.CCDSEL to select DMA request, and DMA request will be sent.

User can set TIMx\_CCMODx.OCxPEN to choose capture/compare shawdow regisete using capture/compare preload registers(TIMx\_CCDATx) or not.

The time resolution is one count of the counter.

In one-pulse mode, the output compare mode can also be used to output a single pulse.

Here are the configuration steps for output compare mode:

- First of all, user should select the counter clock.
- Secondly, set TIMx AR and TIMx CCDATx with desired data.
- If user need to generate an interrupt, set TIMx DINTEN.CCxIEN.
- Then select the output mode by set TIMx CCEN.CCxP, TIMx CCMODx.OCxMD, TIMx CCEN.CCxEN, etc.
- At last, set TIMx CTRL1.CNTEN to enable the counter.

User can update the output waveform by setting TIMx\_CCDATx at any time, as long as the preload register is not enabled. Otherwise the TIMx\_CCDATx shadow register will be updated at the next update event.

Here is an example.






Figure 9-26 Output Compare Mode, Toggle On OC1

#### **9.3.10** PWM Mode

Pulse width modulation mode is used to generate a signal with a frequency determined by the value of the TIMx\_AR register and a duty cycle determined by the value of the TIMx\_CCDATx register. And depending on the value of TIMx CTRL1.CAMSEL, the TIM can generate PWM signal in edge-aligned mode or center-aligned mode.

User can select PWM mode 1 or PWM mode 2 by setting TIMx\_CCMODx. OCxMD=110 or setting TIMx\_CCMODx. OCxMD=111. To enable preload register, user must set corresponding TIMx\_CCMODx.OCxPEN, and then set TIMx\_CTRL1.ARPEN to auto-reload preload register eventually.

User can set polarity of OCx by setting TIMx\_CCEN.CCxP. On the other hand, to enable the output of OCx, user need to set the combination of the value of CCxEN, CCxNEN, MOEN, OSSI, and OSSR in TIMx\_CCEN and TIMx\_BKDT.

The values of TIMx\_CNT and TIMx\_CCDATx are always compared with each other when the TIM is under PWM mode.

Only when an update event occurs, the preload register will be transferred to the shadow register. Therefore user must reset all the registers by setting TIMx EVTGEN.UDGN before the counter starts counting..

#### 9.3.10.1 PWM center-aligned mode

If user set TIMx\_CTRL1.CAMSEL equal to 01, 10 or 11, the PWM center-aligned mode will be active. The setting of the compare flag depends on the value of TIMx\_CTRL1.CAMSEL. There are three kinds of situation that the compare flag is set, only when the counter counts up, only when the counter counts down, or both when the counter counts up and counts down. User should not modified TIMx\_CTRL1.DIR by software, it is updated by hardware.

Examples of center-aligned PWM waveforms is as follow, and the setting of the waveform are: TIMx AR=8, PWM



mode 1, the compare flag is set when the counter counts down corresponding to TIMx CTRL1. CAMSEL=01.




Figure 9-27 Center-Aligned PWM Waveform (AR=8)

When using center-aligned, users should pay attention to the following considerations:

- It depends on the value of TIMx\_CTRL1.DIR that the counter counts up or down. Cautions that the DIR and CAMSEL bits should not be changed at the same time.
- User should not write the counter while running in center-aligned mode, otherwise it will cause unexpected results. Here are some example:
  - If the value written into the counter is 0 or is the value of TIMx\_AR, the direction will be updated but the update event will not be generated.
  - If the value written into the counter is greater than the value of auto-reload, the direction will not be updated.
- For safety reasonsit is recommended that users set TIMx\_EVTGEN.UDGN to generate an update by software before starting the counter, and do not write the counter while it is running.



## 9.3.10.2 PWM center-aligned asymmetric mode

About PWM center-aligned asymmetric mode, see 9.3.2.3.2.

#### 9.3.10.3 PWM edge-aligned mode

There are two kinds of configuration in edge-aligned mode, up-counting and down-counting.

#### Up-counting

User can set TIMx CTRL1.DIR=0 to make counter counts up.

Example for PWM mode1.

When TIMx\_CNT < TIMx\_CCDATx, the reference PWM signal OCxREF is high. Otherwise it will be low. If the compare value in TIMx\_CCDATx is greater than the auto-reload value, the OCxREF will remains 1. Conversely, if the compare value is 0, the OCxREF will remains 0.

When TIMx AR=8, the PWM waveforms are as follows.




Figure 9-28 Edge-Aligned PWM Waveform (APR=8)

#### • Down-counting

User can set TIMx\_CTRL1.DIR=1 to make counter counts down.

Example for PWM mode1.

When TIMx\_CNT > TIMx\_CCDATx, the reference PWM signal OCxREF is low. Otherwise it will be high. If the compare value in TIMx\_CCDATx is greater than the auto-reload value, the OCxREF will remains 1.



Note: if the nth PWM cycle CCDATx shadow register >= AR value, the shadow register value of CCDATx in the (n+1)th PWM cycle is 0. At the moment when the counter is 0 in the (n+1)th PWM cycle, although the value of the counter = CCDATx shadow register = 0 and OCxREF = '0', no compare event will be generated.

## 9.3.11 One-pulse Mode

In the one-pulse mode (ONEPM), a trigger signal is received, and a pulse t<sub>PULSE</sub> with a controllable pulse width is generated after a controllable delay t<sub>DELAY</sub>. The output mode needs to be configured as output compare mode or PWM mode. After selecting one-pulse mode, the counter will stop counting after the update event UEV is generated.




Figure 9-29 Example Of One-Pulse Mode

The following is an example of a one-pulse mode:

A rising edge trigger is detected from the TI2 input, and a pulse with a width of t<sub>PULSE</sub> is generated on OC1 after a delay of t<sub>DELAY</sub>.

- 1. Counter configuration: count up, counter TIMx CNT < TIMx CCDAT1 ≤ TIMx AR;
- 2. TI2FP2 is mapped to TI2, TIMx\_CCMOD1.CC2SEL= '01'; TI2FP2 is configured for rising edge detection, TIMx\_CCEN.CC2P= '0';
- 3. TI2FP2 acts as the trigger (TRGI) of the slave mode controller and starts the counter, TIMx\_SMCTRL.TSEL= '110', TIMx\_SMCTRL.SMSEL= '110' (trigger mode);
- 4. TIMx\_CCDAT1 writes the count value to be delayed ( $t_{DELAY}$ ), TIMx\_AR TIMx\_CCDAT1 is the count value of the pulse width  $t_{PULSE}$ ;

nsing.com.sg

**NSING** 

5. Configure TIMx\_CTRL1.ONEPM=1 to enable single pulse mode, configure TIMx\_CCMOD1.OC1MD = '111' to select PWM2 mode;

6. Wait for an external trigger event on TI2, and a one pulse waveform will be output on OC1;

## 9.3.11.1 Special case: OCx fast enable:

In one-pulse mode, an edge is detected through the TIx input, and triggers the start of the counter to count to the comparison value and then output a pulse. These operations limit the minimum delay t<sub>DELAY</sub> that can be achieved.

You can set TIMx\_CCMODx.OCxFEN=1 to turn on OCx fast enable, after triggering the rising edge, the OCxREF signal will be forced to be converted to the same level as the comparison match occurs immediately, regardless of the comparison result. OCxFEN fast enable only takes effect when the channel mode is configured for PWM1 and PWM2 modes.

## 9.3.12 Clearing The Ocxref Signal On An External Event

If the user sets TIMx\_CCMODx.OCxCEN=1, high level of ETRF input can be used to driven the OCxREF signal to low, and the OCxREF signal will remains low, until the next UEV happens. Only output compare and PWM modes can use this function. This cannot be used when it is in forced mode.

For example: To control the current, user can connect the ETR signal to the output of a comparator, and the operation for ETR should be as follow:

- Set TIMx\_SMCTRL.EXTPS=00 to disable the external trigger prescaler.
- Set TIMx SMCTRL.EXCEN=0 to disable the external clock mode 2.
- Set TIMx\_SMCTRL.EXTP and TIMx\_SMCTRL.EXTF to configure the external trigger polarity and external trigger filter according to the need.

Here is an example for the case that when ETRF input becomes high, the behavior of OCxREF signal for different value of OCxCEN. Timer is set to be in PWM mode in this case.






Figure 9-30 Clearing The Ocxref Of Timx

## 9.3.13 Complementary Outputs With Dead-time Insertion

Advanced-control timer can output two complementary signals, and manage the switching-off and switching-on instants of outputs. This is called dead-time. User should adjust dead-time depending on the devices connected to the outputs and their characteristics.

User can select the polarity of outputs by setting TIMx\_CCEN.CCxP and TIMx\_CCEN.CCxNP. And this selection is independently for each output.

User can control the complementary signals OCx and OCxN by setting the combination of several control bits, which are TIMx\_CCEN.CCxEN, TIMx\_CCEN.CCxNEN, TIMx\_BKDT.MOEN, TIMx\_CTRL2.OIx, TIMx\_CTRL2.OIxN, TIMx\_BKDT.OSSI, and TIMx\_BKDT.OSSR. When switching to the IDLE state, the dead-time will be activated.

If user set TIMx\_CCEN.CCxEN and TIMx\_CCEN.CCxNEN at the same time, a dead-time will be insert. If there is a break circuit, the TIMx\_BKDT.MOEN should be set too. There are 10-bit dead-time generators for each channel.

Reference waveform OCxREF can generates 2 outputs OCx and OCxN. And if OCx and OCxN are active high, the OCx output signal is the same as the reference signal and the OCxN output signal is the opposite of the reference signal. However, OCx output signal will be delayed relative to the reference rising edge and the OCxN output signal will be delayed relative to the reference falling edge. If the delay is greater than the width of the active OCx or OCxN output, the corresponding pulse will not generated.

The relationships between the output signals of the dead-time generator and the reference signal OCxREF are as follow.

Assume that TIMx\_CCEN.CCxP=0, TIMx\_CCEN.CCxNP=0, TIMx\_BKDT.MOEN=1, TIMx\_CCEN.CCxEN=1, TIMx\_CCEN.CCxNEN=1.



OCxREF Complementary output OCx with dead-time insertion Delay **OCxN** Delay Dead-time waveform with delay greater **OCxREF** than the negative pulse OCx Delay **OCxN** Dead-time waveform **OCxREF** with delay larger than the positive OCx pulse **OCxN** Delay

Figure 9-31 Complementary Output With Dead-Time Insertion

User can set TIMx BKDT.DTGN to programme the dead-time delay for each of the channels.

## 9.3.13.1 Redirecting OCxREF to OCx or OCxN

In output mode, user can set TIMx\_CCEN.CCxEN and TIMx\_CCEN.CCxNEN to re-directed OCxREF to the OCx output or to OCxN output e.

Here are two ways to use this function. When the complementary remains at its inactive level, user can use this function to send a specific waveform, such as PWM or static active level. User can also use this function to set both outputs in their inactive level or both outputs active and complementary with dead-time.

If user set TIMx\_CCEN.CCxEN=0 and TIMx\_CCEN.CCxNEN=1, it will not complemented, and OCxN will become active when OCxREF is high. On the other hand, if user set TIMx\_CCEN.CCxEN=1 and TIMx\_CCEN.CCxNEN=1, OCx will become active when OCxREF is high. On the contrary, OCxN will become active when OCxREF is low.



#### 9.3.14 Break Function

The output enable signals and inactive levels will be modified when setting the corresponding control bits when using the break function. However, the output of OCx and OCxN cannot at the active level at the same time no matter when, that is,  $(CCxP \cap OIx) \cap (CCxNP \cap OIxN)! = 0$ .

When multiple break signals are enabled, each break signal constitutes an OR logic. Here are some signal which can be the source of breaking.

- The break input pin
- A clock failure event, generated by the clock security system in the clock controller.
- A PVD failure event.
- Core Hardfault event.
- The output signal of the comparator (configured in the comparator module, high level break).
- By software through the TIMx EVTGEN.BGN.

The break circuit will be disable after reset. And the MOEN bit will be low. User can set TIMx\_BKDT.BKEN to enable the break function. The polarity of break input signal can be selected by setting TIMx\_BKDT.BKP. User can modify the TIMx\_BKDT.BKEN and TIMx\_BKDT.BKP at the same time. After user set the TIMx\_BKDT.BKEN and TIMx\_BKDT.BKEN there is 1 APB clock cycle delay before the configuration take effect. Therefore, user need to wait 1 APB clock cycle to read back the value of the written bit.

The falling edge of MOEN can be asynchronous, so a resynchronization circuit has been inserted between the actual signal and the synchronous control bit. This circuit will cause a delay between the asynchronous and the synchronous signal. When user set TIMx\_BKDT.MOEN while it is low, user need to insert a delay before reading the value. Because an asynchronous signal was written but user read the synchronous signal.

The behaviors that after a break occurs are as follow:

- TIMx\_BKDT.MOEN will be cleared asynchronously, and then the outputs will be put in inactive state, idle state
  or reset state. The state of output is selected by setting TIMx\_BKDT.OSSI. This will take effect even if the MCU
  oscillator is off.
- Once TIMx\_BKDT.MOEN=0, the output of each output channel will be driven with the level programmed in TIMx\_CTRL2.OIx. Timer will release the enable outputs(taken over by GPIO controller) if TIMx\_BKDT.OSSI=0, otherwise it will remain high.
- If user choose to use complementary outputs, the behaviors of TIM are as follow
  - Depends on the polarity, the outputs will be set in reset state first. It is an asynchronous option so it still
    works even if there is no clock provided to the timer.
  - The dead-time generator will be reactivated if the timer clock is still provided, and drive the outputs according to the value of TIMx\_CTRL2.OIx and TIMx\_CTRL2.OIxN after the dead-time when (CCxP ^ OIx) ^ (CCxNP^OIxN)! = 0, that is, the OCx and OCxN still cannot be driven to active level at the same time. Note that the dead-time will be longer than usual because of the resynchronization on MOEN (almost 2 cycles of ck tim).
  - Timer will release the output control if TIMx BKDT.OSSI=0. Otherwise, if the enable output was high, it



will remain high. If it was low, it will become high when TIMx\_CCEN.CCxEN or TIMx\_CCEN.CCxNEN is high.

- If TIMx\_DINTEN.BIEN=1, when TIMx\_STS.BITF=1, an interrupt will be generated.
- If user set TIMx\_BKDT.AOEN, the TIMx\_BKDT.MOEN will be set automatically when the next UEV happened. User can use this to regulate. If user did not set TIMx\_BKDT.AOEN, the TIMx\_BKDT.MOEN will remain low until been set 1 again. At this situation, user can use this for security. User can connect the break input to thermal sensors, alarm for power drivers, or other security components.
- When the break input is active, TIMx\_BKDT.MOEN cannot be set automatically or by software at the same time, and the TIMx\_STS.BITF cannot be cleared. Because the break inputs are active on level.

To insure the security of application, the break circuit has the write protection function, and there is break input and output management too. It allow user to freeze some parameters, such as dead-time duration, OCx/OCxN polarities and state when disabled, OCxMD configurations, break enable and polarity. User can choose one of the 3 levels of protection to use by setting TIMx\_BKDT.LCKCFG. However, the TIMx\_BKDT.LCKCFG can only be written once after an MCU reset.

An example for output behavior in response to a break is as follow





Figure 9-32 Output Behavior In Response To A Break

#### 9.3.14.1 Break filter

Description of register TIM1 BRKFILT are as follow:



Figure 9-33 Slide Filter



- The digital filter samples break signal at the clock of TIM1 from RCC, and accumulate samples in a 64-bits FIFO. It only samples data within window size defined in TIM1\_BRKFILT.WSIZE [5:0] with maximum size of 64.
- The filter outputs the majority value inside sample window which is defined by the threshold value in TIM1\_BRKFILT.THRESH [5:0] with maximum threshold of 63. This value should be equal or more than half of window size. If neither logic 1 nor logic 0 counts inside sampling window is more than threshold, digital filter maintain previous output value.
- TIM1\_BRKFILT.PSC register determines sample rate of corresponding digital filter. Filter FIFO captures one sample value from input at every sample clock.
- If digital filter is off, filter input will bypass to output like a wire.

#### 9.3.15 Debug Mode

When the microcontroller is in debug mode (the Cortex®-M4F core halted), depending on the DBG\_TIMx\_STOP configuration in the DBG module, the TIMx counter can either continue to work normally or stop. For more details, see 22.4.3.

## 9.3.16 Timx And External Trigger Synchronization

TIMx timers can be synchronized by a trigger in slave modes (reset, trigger and gated).

#### 9.3.16.1 Slave mode: Reset mode

In reset mode, the trigger event can reset the counter and the prescaler updates the preload registers TIMx\_AR, TIMx\_CCDATx, and generates the update event UEV (TIMx\_CTRL1.UPRS=0).

The following is an example of a reset mode:

- 1. Channel 1 is configured as input to detect the rising edge of TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx CCEN.CC1P=0);
- 2. The slave mode is selected as reset mode (TIMx\_SMCTRL.SMSEL=100), and the trigger input is selected as TI1 (TIMx\_SMCTRL.TSEL=101);
- 3. Setting TIMx CTRL1.CNTEN = 1 to start counter;


After starting the timer, when TI1 detects a rising edge, the counter resets and restarts counting, and the trigger flag is set (TIMx STS.TITF=1);

The delay between the rising edge on TI1 and the actual reset of the counter is due to the resynchronization circuit



on TI1 input.

Figure 9-34 Control Circuit In Reset Mode



## 9.3.16.2 Slave mode: Trigger mode

In trigger mode, the trigger event (rising edge/falling edge) of the input port can trigger the counter to start counting. The following is an example of a trigger pattern:


- 1. Channel 2 is configured as input to detect the rising edge of TI2 (TIMx\_CCMOD1.CC2SEL=01, TIMx CCEN.CC2P=0);
- 2. Select from mode to trigger mode (TIMx\_SMCTRL.SMSEL=110), select TI2 for trigger input (TIMx\_SMCTRL.TSEL=110);

When a rising edge is detected on T12, the counter starts counting, and the trigger flag is set (TIMx STS.TITF=1);

The delay between the rising edge on TI2 and the actual start of the counter is due to the resynchronization circuit on TI2 input.



Figure 9-35 Control Circuit In Trigger Mode



#### 9.3.16.3 Slave mode: Gated mode

In gated control mode, the level polarity of the input port can control whether the counter counts or not.

The following is an example of a gated pattern:


- 1. Channel 1 is configured as input detection active low on TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx CCEN.CC1P=1);
- 2. Select the slave mode as the gated mode (TIMx\_SMCTRL.SMSEL=101), and select TI1 as the trigger input (TIMx\_SMCTRL.TSEL=101);
- 3. Setting TIMx\_CTRL1.CNTEN = 1 to start counter

When TI1 detects that the level changes from low to high, the counter stops counting, and when TI1 detects that the level changes from high to low, the counter starts counting, and the trigger flag will be set (TIMx\_STS.TITF=1) when it starts or stops counting;

The delay between the rising edge on TI1 and the actual stop of the counter is due to the resynchronization circuit on TI1 input.

Figure 9-36 Control Circuit In Gated Mode





# 9.3.16.4 Slave mode: Trigger Mode + External Clock Mode 2

In reset mode, trigger mode and gate control mode, the counter clock can be selected as external clock mode 2, and the ETR signal is used as the external clock source input. At this time, the trigger selection needs to select non-ETRF (TIMx SMCTRL.TSEL=111).

Here is an example:

- 1. Channel 1 is configured as input to detect the rising edge of TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx\_CCEN.CC1P=0).
- 2. Enable external clock mode 2 (TIMx\_SMCTRL.EXCEN=1), select rising edge for external trigger polarity (TIMx\_SMCTRL.EXTP=0), select slave mode as trigger mode (TIMx\_SMCTRL.SMSEL=110), select TI1 for trigger input (TIMx\_SMCTRL.TSEL=101).

When TI1 detects a rising edge, the counter starts counting on the rising edge of ETR, and the trigger flag is set (TIMx STS.TITF=1).






Figure 9-37 Control Circuit In Trigger Mode + External Clock Mode2

## 9.3.17 Timer Synchronization

All TIM timers are internally interconnected for timer synchronization or chaining. For more details, see Section 10.3.14.

## 9.3.18 Generating Six-step PWM Output

In order to modify the configuration of all channels at the same time, the configuration of the next step can be set in advance (the preloaded bits are OCxMD, CCxEN and CCxNEN). When a COM commutation event occurs, the OCxMD, CCxEN, and CCxNEN preload bits are transferred to the shadow register bits.

Methods to generate a COM commutation event:

- 1. Software sets TIMx\_EVTGEN.CCUDGN;
- 2. Generated by hardware on the rising edge of TRGI;

When a COM commutation event occurs, the TIMx\_STS.COMITF flag will be set, enabling interrupts (TIMx\_DINTEN.COMIEN) will generate interrupts, and enabling DMA requests (TIMx\_DINTEN.COMDEN) will generate DMA requests.

The following figure shows the output timing diagram of OCx and OCxN when a COM commutation event occurs in three different configurations:






Figure 9-38 6-Step PWM Generation, COM Example (OSSR=1)

## 9.3.19 Encoder Interface Mode

The encoder uses two inputs TI1 and TI2 as the interface and the counter counts on every edge change on TI1FP1 or TI2FP2. The counting direction is automatically controlled by hardware TIMx\_CTRL1.DIR. There are three types of encoder counting modes:

- 1. The counter only counts on the edge of TI1, TIMx SMCTRL.SMSEL = '001';
- 2. The counter only counts on the edge of TI2, TIMx\_SMCTRL.SMSEL='010';
- 3. The counter counts on the edges of TI1 and TI2 at the same time, TIMx SMCTRL.SMSEL = '011';

The encoder interface is equivalent to using an external clock with direction selection, and the counter only counts continuously between 0 and the auto-reload value (TIMx\_AR.AR [15:0]). Therefore, it is necessary to configure the auto-reload register TIMx\_AR in advance.

Note: encoder mode and external clock mode 2 are not compatible and must not be selected together.

The relationship between the counting direction and the encoder signal is shown in **Table 9-1 Counting Direction Versus Encoder Signals**:




**Table 9-1 Counting Direction Versus Encoder Signals** 

	Level on opposite signals	TI1FP:	l signal	TI2FP2 signal							
Active edge	(TI1FP1 forTI2,	Rising	Falling	Rising	Falling						
	TI2FP2 for TI1)										
Counting only at TI1	High	Counting down	Counting up	Don't count	Don't count						
	Low	Counting up	Counting down	Don't count	Don't count						
Counting only at TI2	High	Don't count	Don't count	Counting up	Counting down						
	Low	Don't count	Don't count	Counting down	Counting up						
Counting on	High	Counting down	Counting up	Counting up	Counting down						
TI1 and TI2	Low	Counting up	Counting down	Counting down	Counting up						

Here is an example of an encoder with dual edge selected for triggering to suppress input jitter:

- 1. IC1FP1 is mapped to TI1 (TIMx\_CCMOD1.CC1SEL= '01'), IC1FP1 is not inverted (TIMx\_CCEN.CC1P= '0');
- 2. IC1FP2 is mapped to TI2 (TIMx\_CCMOD2.CC2SEL= '01'), IC2FP2 is not inverted (TIMx\_CCEN.CC2P= '0');
- 3. The input is valid on both rising and falling edges (TIMx\_SMCTRL.SMSEL = '011');
- 4. Enable counter TIMx CTRL1.CNTEN= '1';


Figure 9-39 Example Of Counter Operation In Encoder Interface Mode



The following figure shows the example of counter behavior when IC1FP1 polarity is inverted (CC1P= '1', other configurations are the same as above)



Figure 9-40 Encoder Interface Mode Example With IC1FP1 Polarity Inverted





## 9.3.20 Interfacing With Hall Sensor


Connect the Hall sensor to the three input pins (CC1, CC2 and CC3) of the timer, and then select the XOR function to pass the inputs of TIMx\_CH1, TIMx\_CH2 and TIMx\_CH3 through the XOR gate as the output of TI1 to channel 1 for capture signal.


The timer needs to be configured as the reset mode in slave mode (TIMx\_SMCTRL.SMSEL= '100'); the edge of the trigger select TI1 triggers TI1F\_ED (TIMx\_SMCTRL.TSEL= '100'), any change in the Hall 3 inputs will trigger the counter to recount, so it is used as a time reference; the capture/compare channel 1 is configured to capture the TRC signal in capture mode (TIMx\_CCMOD1.CC1SEL= '11'), which is used to calculate the two input time intervals, thereby reflecting the motor speed.

Select timer channel 2 to output pulses to the advanced timer to trigger the COM event of the advanced timer to update the control bits of the output PWM. The trigger selection of the advanced timer needs to select the corresponding internal trigger signal (TIMx\_SMCTRL.TSEL="ITRx"), the capture/compare preload control bit needs to be configured to support preload (TIMx\_CTRL2.CCPCTL=1) and support the rising edge of TRGI Trigger an update (TIMx\_CTRL2.CCUSEL=1).

This example is shown in the following figure.









# 9.4 Timx Register Description(x=1, 8)

For abbreviations used in registers, see section 1.1

These peripheral registers can be operated as half word (16-bits) or one word (32-bits).

# 9.4.1 Register Overview

**Table 9-2 Register Overview** 

Offset	Register	31	30		53	28	2.7	17	26	25	24	0.0	23	22	21	20	-	19	18	17	16	15	1.1	13	12	11	10	6	8	7	9	5	4	2	c	2	1	0
0x00	TIMx_CTRL1	Reserved									CMODE[1:0]			CMODE[1:0] Reserved ASYMMETRIC				PBKPEN	LBKPEN	CLRSEL		Reserved		CISEL	IOMBKPEN	IOMBKPEN CLKD[1:0]		ARPEN		CAMSEL[1:0]	DIR	ONEDM	ONEFIN	UPRS	UPDIS	CNTEN		
	Reset value														0	0			0	0	0	0				0	0	0	0	0	0	0	0	C	)	0	0	0
0x04	TIMx_CTRL2		Reserved										TRIG9	Reserved	TRIG8	Reserved	PALISAN	TRIG7	910	OI4N	OIS	TRIG4	ИО	OI3N	OI3	OI2N	OI2	OIIN	OII	THISEL		MMSEL[2:0]		IESUJJ	CCDSEL	CCUSEL	Reserved	CCPCTL
	Reset value													0				0	0	0	0	0	C	0	0	0	0	0	0	0	0	0	0	C	)	0		0
0x08	TIMx_SMCTRL		Reserved																EXTP	EYCEN	LACEL	EXTPS[1:0]			EXTF[3:0]		MSMD		TSEL[2:0]	•	Decembed	Reserved		SMSEL[2:0]				
	Reset value																0	0	0	0	0	0	0			0	0	0										
0x0C	TIMx_DINTEN		Reserved TDEN COMDEN CCADEN CC2DEN CC2DEN CC1DEN													UDEN	BIEN	TIEN	COMIEN	CC4IEN	CC3IEN	CCSIEIN	CCZIEN	CCIIEN	UIEN													
	Reset value		0 0 0 0 0 0 0														0	0	0	0	C	)	0	0	0													
0x10	TIMx_STS		Reserved																	CCGITF	CCSITF		Reserved			CC3OCF	CC2OCF	CC10CF	Reserved	BITF	TITF	COMITF	CC4ITF	CC3TTE	CCSIIF	CC2ITF	CCIITF	UDITF
		0 0																0	0	0 0			0	0	0	0	C	)	0	0	0							
0x14	TIMx_EVTGEN																Reserved													BGN	TGN	CCUDGN	CC4GN	CC3GN	CCSGIN	CC2GN	CC1GN	UDGN
Reset value																									0	0	0	0	0	)	0	0	0					
0x18	TIMx_CCMOD1 Output compare mode		Reserved OC2CEN OC2MD[2:0]												OC2PEN	OC2FEN		CC2SEL[1:0]	OCICEN		OC1MD[2:0]		OCIDEN	OCIFEIN	OCIFEN	CC1SEL[1:0]												
	Reset value																					0	C	0	0	0	0	0	0	0	0	0	0	C	)	0	0	0



0x18	TIMx_CCMOD1 Input capture mode								Reserved										IC2F[3:0]		10000001	IC2FSC[1:0]		CC2SEL[1:0]		20 014	IC1F[3:0]		10000101	IC1F3C[1:0]	CC1SEL[1:0]	[a.r]
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	TIMx_CCMOD2 Output comparison mode		-	Keserved			OC9PEN		Reserved		OC8PEN			Keserved		OC7PEN	OC4CEN		OC4MD[2:0]	1	OC4PEN	OC4FEN		CC4SEL[1:0]	OC3CEN		OC3MD[2:0]		OC3PEN	OC3FEN	CC3SEL[1:0]	[]
	Reset value						0				0					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	TIMx_CCMOD2 Input capture mode								Reserved										IC4F[3:0]		10 130001	IC4PSC[1:0]		CC4SEL[1:0]		10 0111001	1C3F[3:0]		[0.1]OpgCO1	103F3C[1:0]	CC3SEL[1:0]	[]
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	TIMx_CCEN					Reserved					CC6P	CC6EN		Keserved	CC5P	CCSEN	CC4NP	CC4NE	CC4P	CC4EN	CC3NP	CC3NEN	CC3P	CC3EN	CC2NP	CC2NEN	CC2P	CC2EN	CCINP	CCINEN	CC1P	CCIEN
	Reset value					124					0	0		Ā	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	TIMx_CNT								Reserved										I				ı	CNTF1 5:01	[0:01][13:0]		<u>I</u>		<u>I</u>	<u>I</u>		
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	TIMx_PSC								Reserved															DSC[15:0]	130[13.0]							
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	TIMx_AR								Reserved															AP[15:0]	[0.01]							
	Reset value																1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x30	TIMx_REPCNT											-	Keserved															DEPONITE OF	NEFCIN1[7:0]			
	Reset value																								0	0	0	0	0	0	0	0
0x34	TIMx_CCDAT1			,					CCDDAT1[15:0]	1														CCDAT1[15:0]	[0.61]118700							
	Reset value	0	0 (	)	0 (	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



0x38	TIMx_CCDAT2	CCDDAT2[15:0]	CCDAT2[15:0]
	Reset value		
0x3C	TIMx_CCDAT3	CCDDAT3[15:0]	CCDAT3[15:0]
	Reset value		
0x40	TIMx_CCDAT4	CCDDAT4[15:0]	CCDAT4[15:0]
	Reset value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0x44	TIMx_BKDT	Reserved	MOEN AOEN BRP BREN OSSI CKCFG[1: 0] DTGN[7:0]
	Reset value		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0x48	TIMx_DCTRL	Reserved	DBLEN[4:0] DBADDR[4:0]
	Reset value		0 0 0 0 0
0x4C	TIMx_DADDR	Reserved	BURST[15:0]
	Reset value		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0x54	TIMx_CCMOD3	Reserved	OC6CEN OC6MD[2:0] OC6PEN OC6FEN OC6FEN OC5CEN OC5CEN OC5PEN OC5FEN OC5FEN Reserved
	Reset value		0 0 0 0 0 0 0
0x58	TIMx_CCDAT5	Reserved	CCDAT5[15: 0]
	Reset value		
0x5C	TIMx_CCDAT6	Reserved	CCDAT6[15: 0]
	Reset value		



0x60	TIM1_CCDAT7								Reserved																10 317FF 4 GOO								
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x64	TIM1_CCDAT8								Reserved																10 5 138E 4 CLOS								
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x68	TIM1_CCDAT9								Reserved																10 5 130E 4 CLOO								
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x6c	TIMx_BRKFILT	Reserved			TIBECHIS	I HKESH[3:0]			Reserved	na lacar			WSIZE[5:0]	[0:6]			FILTEN								10.3110.00	rac[13:0]							
	Reset value		0	0	0	0	0	0		0	,	0	0	0	0	0	0	b	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# 9.4.2 Control Register 1 (TIMx\_CTRL1)

Offset address: 0x00

31									22	21	20	19	18	17	16
	1	1	1	Rese	erved		1			СМ	ODE	Reserved	ASYMME TRI	PBKPEN	LBKPEN
15	14		12	11	10	9	8	7	6	5 F	w 4	3	rw 2	rw 1	rw 0
CLRSEL		Reserved		CISEL	IOM BKPEN	CLKI	D[1:0]	ARPEN	CAMSI	EL[1:0]	DIR	ONEPM	UPRS	UPDIS	CNTEN
rw				rw	rw	r	w	rw	rv	N	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
21:20	CMODE	In center-aligned asymmetric mode, channel 4/7/8/9 trigger mode, only when
		TIMx_CTRL2.MMSEL3 = 1, the TRGO output will be valid.
		00: Up-counting to CCDAT4/7/8/9, trigger valid
		01: Down-counting, channel 4 count to CCDDAT4, channel 7/8/9 count to CCDAT7/8/9,
		trigger valid
		1x: Channel 4 up-counting to CCDAT4 or down-counting to CCDDAT4, channel 7/8/9 up-
		counting or down-counting to CCDAT7/8/9, trigger valid
		In center-aligned symmetry mode, channel 4/7/8/9 trigger mode, only when
		TIMx_CTRL2.MMSEL3 = 1, the TRGO output will be valid.
		00: Up-counting to CCDAT4/7/8/9, trigger valid
		01: Down-counting to CCDAT4/7/8/9, trigger valid
		1x: Up-counting or down-counting to CCDAT4/7/8/9, trigger valid



Bit Field	Name	Description
		Note: this function is only for TIM1
19	Reserved	Reserved, the reset value must be maintained
18	ASYMMETRIC	Asymmetric mode enable in center-aligned
		0: Disabled
		1: Enabled (valid when TIMx_CTRL1.CAMSEL[1:0] is non-zero, each channel will compare
		to CCDATx when counting up, and compare to CCDDATx when counting down)
		Note: this function is only for TIM1
17	PBKPEN	PVD as BKP enable
		0: Disable
		1: Enable
16	LBKPEN	LockUp as BKP enable
		0: Disable
		1: Enable
15	CLRSEL	OCxREF clear selection
		0: Select the external OCxREF clear from ETR
		1: Select the internal OCxREF clear from comparator
14:12	Reserved	Reserved, the reset value must be maintained
11	C1SEL	Channel 1 selection
		0: Select external CH1 signal from IOM
		1: Select internal CH1 signal from COMP
10	IOMBKPEN	Enabling IOM as BKP
		0: Enable. Select external break (from IOM) signal
		1: Disable. Select internal break (from COMP) signal
9:8	CLKD[1:0]	Clock division
		CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DTS (clock used
		for dead-time generator and digital filters (ETR, TIx))
		$00: t_{\text{DTS}} = t_{\text{CK\_INT}}$
		$01: t_{DTS} = 2 \times t_{CK\_INT}$
		$10: t_{DTS} = 4 \times t_{CK\_INT}$
		11: Reserved, do not use this configuration
7	ARPEN	ARPEN: Auto-reload preload enable
		0: Shadow register disable for TIMx_AR register
		1: Shadow register enable for TIMx_AR register
6:5	CAMSEL[1:0]	Center-aligned mode selection
		00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.
		01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when down-counting.
		10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when up-counting.
		11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when up-counting or down-counting.




Bit Field	Name	Description
		Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the
		counter is still enabled (TIMx_CTRL1.CNTEN = 1).
4	DIR	Direction
		0: Up-counting
		1: Down-counting
		Note: this bit is read-only when the counter is configured in center-aligned mode or encoder
		mode.
3	ONEPM	One-pulse mode
		0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.
		1: Enable one-pulse mode, the counter stops counting when the next update event occurs
		(clearing TIMx_CTRL1.CNTEN bit)
2	UPRS	Update request source
		This bit is used to select the UEV event sources by software.
		0: If update interrupt or DMA request is enabled, any of the following events will generate an
		update interrupt or DMA request:
		Counter overflow/underflow
		The TIMx_EVTGEN.UDGN bit is set
		Update generation from the slave mode controller
		1: If update interrupt or DMA request is enabled, only counter overflow/underflow will
		generate update interrupt or DMA request
1	UPDIS	Update disable
		This bit is used to enable/disable the Update event (UEV) events generation by software.
		0: Enable UEV. UEV will be generated if one of following condition been fulfilled:
		Counter overflow/underflow
		- The TIMx_EVTGEN.UDGN bit is set
		Update generation from the slave mode controller
		Shadow registers will update with preload value.
		1: UEV disabled. No update event is generated, and the shadow registers (AR, PSC, and
		CCDATx) keep their values. If the TIMx_EVTGEN.UDGN bit is set or a hardware reset is
		issued by the slave mode controller, the counter and prescaler are reinitialized.
0	CNTEN	Counter Enable
		0: Disable counter
		1: Enable counter
		Note: external clock, gating mode and encoder mode can only work after
		TIMx_CTRL1.CNTEN bit is set in the software. Trigger mode can automatically set
		TIMx_CTRL1.CNTEN bit by hardware.

# 9.4.3 Control Register 2 (TIMx\_CTRL2)

Offset address: 0x04





Bit Field	Name	Description
31:25	Reserved	Reserved, the reset value must be maintained
24	MMSEL3	Bit3 of the master mode selection.
		Note: this function is only for TIM1
23	TRIG9	OC9REF trig ADC enable
		0: Trigger disable
		1: Trigger enable
		Note: this function is only for TIM1
22	Reserved	Reserved, the reset value must be maintained
21	TRIG8	OC8REF trig ADC enable
		0: Trigger disable
		1: Trigger enable
		Note: this function is only for TIM1
20	Reserved	Reserved, the reset value must be maintained
19	TRIG7	OC7REF trig ADC enable
		0: Trigger disable
		1: Trigger enable
		Note: this function is only for TIM1
18	OI6	Output idle state 6 (OC6 output). See TIMx_CTRL2.OI1 bit.
17	OI4N	Output idle state 4 (OC4N output). See TIMx_CTRL2.OI1N bit.
		Note: this function is only for TIM1
16	OI5	Output idle state 5 (OC5 output). See TIMx_CTRL2.OI1 bit.
15	TRIG4	OC4REF trig ADC enable
		0: Trigger disable
		1: Trigger enable
		Note: this function is only for TIM1
14	OI4	Output idle state 4 (OC4 output). See TIMx_CTRL2.OI1 bit.
13	OI3N	Output idle state 3 (OC3N output). See TIMx_CTRL2.OI1N bits.
12	OI3	Output idle state 3 (OC3 output). See TIMx_CTRL2.OI1 bit.
11	OI2N	Output idle state 2 (OC2N output). See TIMx_CTRL2.OI1N bits.
10	OI2	Output idle state 2 (OC2 output). See TIMx_CTRL2.OI1 bit.
9	OI1N	Output Idle state 1 (OC1N Output)
		0: When $TIMx_BKDT.MOEN = 0$ , after dead-time $OC1N = 0$
		1: When TIMx_BKDT.MOEN = 0, after dead-time OC1N = 1




Bit Field	Name	Description
8	OI1	Output Idle state 1
		0: When TIMx_BKDT.MOEN = 0, if OC1N is implemented, after dead-time OC1 = 0
		1: When TIMx_BKDT.MOEN = 0, if OC1N is implemented, after dead-time OC1 = 1
7	TI1SEL	TI1 selection
		0: TIMx_CH1 pin connected to TI1 input.
		1: TIMx_CH1, TIMx_CH2, and TIMx_CH3 pins are XOR connected to the TI1 input.
6:4	MMSEL[2:0]	Master Mode Selection
		These 4 bits (TIMx_CTRL2.MMSEL3 and TIMx_CTRL2. MMSEL [2:0]) are used to select the
		synchronization information (TRGO) sent to the slave timer in the master mode. Possible
		combinations are as follows:
		000: Reset –When the TIMx EVTGEN.UDGN is set or a reset is generated by the slave mode
		controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed
		compared to the actual reset.
		001: Enable - The TIMx CTRL1.CNTEN bit is used as the trigger output (TRGO). Sometimes
		you need to start multiple timers at the same time or enable slave timer for a period of time.
		The counter enable signal is set when TIMx_CTRL1.CNTEN bit is set or the trigger input in
		gated mode is high.
		When the counter enable signal is controlled by the trigger input, there is a delay on TRGO
		except if the master/slave mode is selected (see the description of the TIMx SMCTRL.MSMD
		bit).
		010: Update - The update event is selected as the trigger output (TRGO). For example, a master
		timer clock can be used as a slave timer prescaler.
		011: Compare pulse - Triggers the output to send a positive pulse (TRGO) when the
		TIMx_STS.CC11TF is to be set (even if it is already high), when a capture or a comparison
		succeeds.
		100: Compare - OC1REF signal is used as the trigger output (TRGO).
		101: Compare - OC2REF signal is used as the trigger output (TRGO).
		110: Compare - OC3REF signal is used as the trigger output (TRGO).
		111: Compare - OC4REF signal is used as the trigger output (TRGO).
		1xxx: Compare-If the counter is center-aligned mode: The corresponding edge signal of
		OC4REF/OC7REF/OC8REF/OC9REF phase or hind used as the trigger output (TRGO), up
		counting and down counting are configurable, refer specifically to the TIMx_CTRL1.CMODE.
		If the counter is edge alignment mode: The OC4REF signal is used as the trigger output
		(TRGO).
3	CCDSEL	Capture/compare DMA selection
		0: When a CCx event occurs, a DMA request for CCx is sent.
		1: When an update event occurs, a DMA request for CCx is sent.
2	CCUSEL	Capture/compare control update selection
		0: If TIMx_CTRL2.CCPCTL = 1, they can only be updated by setting CCUDGN bit
		1: If TIMx_CTRL2.CCPCTL = 1, they can be updated by setting CCUDGN bit or a rising edge
		on TRGI.
		Note: this bit only applied to channels with complementary outputs.



Bit Field	Name	Description
1	Reserved	Reserved, the reset value must be maintained
0	CCPCTL	Capture/ Compare preloaded control
		0: No preloading of CCxEN, CCxNEN and OCxMD bits occurs.
		1: Preloading of CCxEN, CCxNEN and OCxMD bits occurs. they are updated only when a
		commutation event COM occurs (CCUDGN bit set or rising edge on TRGI depending on
		CCUSEL bit)
		Note: this bit only applied to channels with complementary outputs.

# 9.4.4 Slave Mode Control Register (TIMx\_SMCTRL)

Offset address: 0x08 Reset value: 0x0000



Bit	Name	Description
Field		
15	EXTP	External trigger polarity
		This bit is used to select whether the trigger operation is to use ETR or the inversion of ETR.
		0: ETR active at high level or rising edge.
		1: ETR active at low level or falling edge.
14	EXCEN	External clock enable
		This bit is used to enable external clock mode 2, and the counter is driven by any active edge on
		the ETRF signal in this mode.
		0: External clock mode 2 disable.
		1: External clock mode 2 enable.
		Note 1: When external clock mode 1 and external clock mode 2 are enabled at the same time, the
		input of the external clock is ETRF.
		Note 2: The following slave modes can be used simultaneously with external clock mode 2: reset
		mode, gated mode and trigger mode; However, TRGI cannot connect to ETRF
		$(TIMx\_SMCTRL.TSEL \neq '111').$
		Note 3: Setting the TIMx_SMCTRL.EXCEN bit has the same effect as selecting external clock
		mode 1 and connecting TRGI to ETRF (TIMx_SMCTRL.SMSEL = 111 and TIMx_SMCTRL.TSEL
		= 111).
13:12	EXTPS[1:0]	External trigger prescaler
		The frequency of the external trigger signal ETRP must be at most 1/4 of TIMxCLK frequency.
		When a faster external clock is input, a prescaler can be used to reduce the frequency of ETRP.
		00: Prescaler disable
		01: ETRP frequency divided by 2
		10: ETRP frequency divided by 4
		11: ETRP frequency divided by 8



Bit	Name	Description
Field		
11:8	EXTF[3:0]	External trigger filter
		These bits are used to define the frequency at which the ETRP signal is sampled and the
		bandwidth of the ETRP digital filtering. In effect, the digital filter is an event counter that
		generates a validate output after consecutive N events are recorded.
		0000: No filter, sampling at f <sub>DTS</sub>
		0001: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 2$
		0010: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 4$
		0011: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 8$
		0100: $f_{SAMPLING} = f_{DTS}/2$ , $N = 6$
		0101: $f_{SAMPLING} = f_{DTS}/2$ , $N = 8$
		0110: $f_{SAMPLING} = f_{DTS}/4$ , $N = 6$
		0111: $f_{SAMPLING} = f_{DTS}/4$ , N = 8
		1000: $f_{SAMPLING} = f_{DTS}/8$ , $N = 6$
		1001: $f_{SAMPLING} = f_{DTS}/8$ , $N = 8$
		1010: $f_{SAMPLING} = f_{DTS}/16$ , $N = 5$
		1011: $f_{SAMPLING} = f_{DTS}/16$ , $N = 6$
		1100: $f_{SAMPLING} = f_{DTS}/16$ , $N = 8$
		1101: $f_{SAMPLING} = f_{DTS}/32$ , $N = 5$
		1110: $f_{SAMPLING} = f_{DTS}/32$ , $N = 6$
		1111: $f_{SAMPLING} = f_{DTS}/32$ , $N = 8$
7	MSMD	Master/ Slave mode
		0: No action
		1: Events on the trigger input (TRGI) are delayed to allow a perfect synchronization between the
		current timer (via TRGO) and its slaves. This is useful when several timers are required to be
		synchronized to a single external event.
6:4	TSEL[2:0]	Trigger selection
		These 3 bits are used to select the trigger input of the synchronous counter.
		000: Internal trigger 0 (ITR0) 100: TI1 edge detector (TI1F_ED)
		001: Internal trigger 1 (ITR1) 101: Filtered timer input 1 (TI1FP1)
		010: Internal trigger 2 (ITR2) 110: Filtered timer input 2 (TI2FP2)
		011: Internal trigger 3 (ITR3) 111: External triggered Input (ETRF)
		For more details on ITRx, see Table 9-3 below.
		Note: these bits must be changed only when not in use (e. g. TIMx_SMCTRL.SMSEL=000) to
		avoid false edge detection at the transition.
3	Reserved	Reserved, the reset value must be maintained



Bit	Name	Description
Field		
2:0	SMSEL[2:0]	Slave mode selection
		When an external signal is selected, the active edge of the trigger signal (TRGI) is linked to the
		selected external input polarity (see input control register and control register description)
		000: Disable slave mode. If TIMx_CTRL1.CNTEN = 1, the prescaler is driven directly by the
		internal clock.
		001: Encoder mode 1. According to the level of TI2FP2, the counter up-counting or down-
		counting on the edge of TI1FP1.
		010: Encoder mode 2. According to the level of TI1FP1, the counter up-counting or down-
		counting on the edge of TI2FP2.
		011: Encoder mode 3. According to the input level of another signal, the counter up-counting or
		down-counting on the edges of TI2FP1 and TI2FP2.
		100: Reset mode. On the rising edge of the selected trigger input (TRGI), the counter is
		reinitialized and the shadow register is updated.
		101: Gated mode. When the trigger input (TRGI) is high, the clock of the counter is enabled. Once
		the trigger input becomes low, the counter stops counting, but is not reset. In this mode, the start
		and stop of the counter are controlled.
		110: Trigger mode. When a rising edge occurs on the trigger input (TRGI), the counter is started
		but not reset. In this mode, only the start of the counter is controlled.
		111: External clock mode 1. The counter is clocked by the rising edge of the selected trigger input
		(TRGI).
		Note: do not use gated mode if TI1F_ED is selected as the trigger input
		(TIMx_SMCTRL.TSEL=100). This is because T11F_ED outputs a pulse for each T11F transition,
		whereas gated mode checks the level of the triggered input.

**Table 9-3 Timx Internal Trigger Connection** 

Slave Timer	ITR0 (TSEL = 000)	ITR1 (TSEL = 001)	ITR2 (TSEL = 010)	ITR3 (TSEL = 011)
TIM1	TIM5	TIM2	TIM3	TIM4
TIM8	TIM1	TIM2	TIM4	TIM5

## 9.4.5 DMA/Interrupt Enable Registers (TIMx\_DINTEN)

Offset address: 0x0C

Reset value: 0x0000



Bit Field	Name	Description
15	Reserved	Reserved, the reset value must be maintained




Bit Field	Name	Description
14	TDEN	Trigger DMA request enable
		0: Disable trigger DMA request
		1: Enable trigger DMA request
13	COMDEN	COM DMA request enable
		0: Disable COM DMA request
		1: Enable COM DMA request
12	CC4DEN	Capture/Compare 4 DMA request enable
		0: Disable capture/compare 4 DMA request
		1: Enable capture/compare 4 DMA request
11	CC3DEN	Capture/Compare 3 DMA request enable
		0: Disable capture/compare 3 DMA request
		1: Enable capture/compare 3 DMA request
10	CC2DEN	Capture/Compare 2 DMA request enable
		0: Disable capture/compare 2 DMA request
		1: Enable capture/compare 2 DMA request
9	CC1DEN	Capture/Compare 1 DMA request enable
		0: Disable capture/compare 1 DMA request
		1: Enable capture/compare 1 DMA request
8	UDEN	Update DMA request enable
		0: Disable update DMA request
		1: Enable update DMA request
7	BIEN	Break interrupt enable
		0: Disable break interrupt
		1: Enable break interrupt
6	TIEN	Trigger interrupt enable
		0: Disable trigger interrupt
		1: Enable trigger interrupt
5	COMIEN	COM interrupt enable
		0: Disable COM interrupt
		1: Enable COM interrupt
4	CC4IEN	Capture/Compare 4 interrupt enable
		0: Disable capture/compare 4 interrupt
		1: Enable capture/compare 4 interrupt
3	CC3IEN	Capture/Compare 3 interrupt enable
		0: Disable capture/compare 3 interrupt
		1: Enable capture/compare 3 interrupts
2	CC2IEN	Capture/Compare 2 interrupt enable
		0: Disable capture/compare 2 interrupt
		1: Enables capture/compare 2 interrupts
1	CC1IEN	Capture/Compare 1 interrupt enable
		0: Disable capture/compare 1 interrupt
		1: Enables capture/comparing 1 interrupt



Bit Field	Name	Description
0	UIEN	Update interrupt enable
		0: Disable update interrupt
		1: Enables update interrupt

# 9.4.6 Status Registers (TIMx\_STS)

Offset address: 0x10



Bit Field	Name	Description
31: 18	Reserved	Reserved, the reset value must be maintained
17	CC6ITF	Capture/Compare 6 interrupt flag
		See TIMx_STS.CC1ITF description.
16	CC5ITF	Capture/Compare 5 interrupt flag
		See TIMx_STS.CC1ITF description.
15: 13	Reserved	Reserved, the reset value must be maintained
12	CC4OCF	Capture/Compare 4 overcapture flag
		See TIMx_STS.CC1OCF description.
11	CC3OCF	Capture/Compare 3 overcapture flag
		See TIMx_STS.CC1OCF description.
10	CC2OCF	Capture/Compare 2 overcapture flags
		See TIMx_STS.CC1OCF description.
9	CC10CF	Capture/Compare 1 overcapture flag
		This bit is set by hardware only when the corresponding channel is configured in input capture
		mode. Cleared by software writing 0.
		0: No overcapture occurred
		1: TIMx_STS.CC1ITF was already set when the value of the counter has been captured in the
		TIMx_CCDAT1 register.
8	Reserved	Reserved, the reset value must be maintained
7	BITF	Break interrupt flag
		This bit is set by hardware once the brake input is active. This bit is cleared by software when
		the brake input becomes inactive.
		0: No break event occurred
		1: An active level has been detected
6	TITF	Trigger interrupt flag




Bit Field	Name	Description
		This bit is set by hardware when an active edge is detected on the TRGI input when the slave
		mode controller is in a mode other than gated. This bit is set by hardware when any edge in
		gated mode is detected. This bit is cleared by software.
		0: No trigger event occurred
		1: Trigger interrupt occurred
5	COMITF	COM interrupt flag
		This bit is set by hardware once a COM event is generated (when TIMx_CCEN.CCxEN,
		TIMx_CCEN.CCxNEN, TIMx_CCMOD1.OCxMD have been updated). This bit is cleared by
		software.
		0: No COM event occurred
		1: COM interrupt pending
4	CC4ITF	Capture/Compare 4 interrupt flag
		See TIMx_STS.CC1ITF description.
3	CC3ITF	Capture/Compare 3 interrupt flag
		See TIMx_STS.CC1ITF description.
2	CC2ITF	Capture/Compare 2 interrupt flag
		See TIMx_STS.CC1ITF description.
1	CC1ITF	Capture/Compare 1 interrupt flag
		When the corresponding channel of CC1 is in output mode:
		Except in center-aligned mode, this bit is set by hardware when the counter value is the same as
		the compare value (see TIMx_CTRL1.CAMSEL bit description). This bit is cleared by
		software.
		0: No match occurred.
		1: The value of TIMx_CNT is the same as the value of TIMx_CCDAT1.
		When the value of TIMx_CCDAT1 is greater than the value of TIMx_AR, the
		TIMx_STS.CC1ITF bit will go high if the counter overflows (in up-counting and up/down-
		counting modes) and underflows in down-counting mode.
		When the corresponding channel of CC1 is in input mode:
		This bit is set by hardware when the capture event occurs. This bit is cleared by software or by
		reading TIMx_CCDAT1.
		0: No input capture occurred.
		1: Input capture occurred. Counter value has captured in the TIMx_CCDAT1. An edge with the
		same polarity as selected has been detected on IC1.
0	UDITF	Update interrupt flag
		This bit is set by hardware when an update event occurs under the following conditions:
		When TIMx CTRL1.UPDIS = 0, and repeat counter value overflow or underflow (An
		update event is generated when the repeat counter equals 0).
		- When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and set the
		TIMx EVTGEN.UDGN bit by software to reinitialize the CNT.
		- When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and the counter CNT is
		reinitialized by the trigger event. (See TIMx_SMCTRL Register description)
		This bit is cleared by software.



Bit Field	Name	Description
		0: No update event occurred
		1: Update interrupt occurred

# 9.4.7 Event Generation Registers (TIMx\_EVTGEN)

Offset address: 0x14 Reset values: 0x0000



	T	
Bit Field	Name	Description
15: 8	Reserved	Reserved, the reset value must be maintained
7	BGN	Break generation
		This bit can generate a brake event when set by software. And at this time TIMx_BKDT.MOEN
		= 0, TIMx_STS.BITF = 1, if the corresponding interrupt and DMA are enabled, the
		corresponding interrupt and DMA will be generated. This bit is automatically cleared by
		hardware.
		0: No action
		1: Generated a break event
6	TGN	Trigger generation
		This bit can generate a trigger event when set by software. And at this time TIMx_STS.TITF =
		1, if the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA
		will be generated. This bit is automatically cleared by hardware.
		0: No action
		1: Generated a trigger event
5	CCUDGN	Capture/Compare control update generation
		This bit is set by software. And if TIMx_CTRL2.CCPCTL = 1 at this time, the CCxEN,
		CCxNEN and OCxMD bits are allowed to be updated. This bit is automatically cleared by
		hardware.
		0: No action
		1: Generated a COM event
		Note: this bit is only valid for channels with complementary outputs.
4	CC4GN	Capture/Compare 4 generation
		See TIMx_EVTGEN.CC1GN description.
3	CC3GN	Capture/Compare 3 generation
		See TIMx_EVTGEN.CC1GN description.
2	CC2GN	Capture/Compare 2 generation
		See TIMx_EVTGEN.CC1GN description.



Bit Field	Name	Description
1	CC1GN	Capture/Compare 1 generation
		This bit can generate a capture/compare event when set by software. This bit is automatically
		cleared by hardware.
		When the corresponding channel of CC1 is in output mode:
		The TIMx_STS.CC1ITF flag will be pulled high, if the corresponding interrupt and DMA are
		enabled, the corresponding interrupt and DMA will be generated.
		When the corresponding channel of CC1 is in input mode:
		TIMx_CCDAT1 will capture the current counter value, and the TIMx_STS.CC1ITF flag will be
		pulled high, if the corresponding interrupt and DMA are enabled, the corresponding interrupt
		and DMA will be generated. If the TIMx_STS.CC1ITF is already pulled high, pull
		TIMx_STS.CC1OCF high.
		0: No action
		1: Generated a CC1 capture/compare event
0	UDGN	Update generation
		This bit can generate an update event when set by software. And at this time the counter will be
		reinitialized, the prescaler counter will be cleared, the counter will be cleared in center-aligned or up-
		counting mode, but take TIMx_AR in down-counting mode the value of the register. This bit is
		automatically cleared by hardware.
		0: No action
		1: Generated an update event


#### 9.4.8 Capture/Compare Mode Register 1 (TIMx CCMOD1)

Offset address: 0x18

Reset value: 0x0000

Channels can be used for input (capture mode) or output (compare mode), and the direction of the channel is defined by the corresponding CCxSEL bit. The other bits of the register act differently in input and output modes. OCx describes the function of a channel in output mode, ICx describes the function of a channel in input mode. Hence, please note that the same bit can have different meanings for output mode and for input mode.

#### Output compare mode:



Bit Field	Name	Description
15	OC2CEN	Output Compare 2 clear enable
14:12	OC2MD[2:0]	Output Compare 2 mode
11	OC2PEN	Output Compare 2 preload enable
10	OC2FEN	Output Compare 2 fast enable




Bit Field	Name	Description
9:8	CC2SEL[1:0]	Capture/compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active
		when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC2SEL is writable only when the channel is off ( $TIMx\_CCEN.CC2EN = 0$ ).
7	OC1CEN	Output Compare 1 clear enable
		0: OC1REF is not affected by ETRF input level
		1: OC1REF is cleared immediately when the ETRF input level is detected as high
6:4	OC1MD[2:0]	Output Compare 1 mode
		These bits are used to manage the output reference signal OC1REF, which determines the
		values of OC1 and OC1N, and is valid at high levels, while the active levels of OC1 and
		OC1N depend on the TIMx_CCEN.CC1P and TIMx_CCEN.CC1NP bits.
		000: Frozen. Comparison between TIMx_CCDAT1 register and counter TIMx_CNT has no
		effect on OC1REF signal.
		001: Set channel 1 to the active level on match. When TIMx_CCDAT1 = TIMx_CNT,
		OC1REF signal will be forced high.
		010: Set channel 1 as inactive level on match. When TIMx_CCDAT1 = TIMx_CNT,
		OC1REF signal will be forced low.
		011: Toggle. When TIMx_CCDAT1 = TIMx_CNT, OC1REF signal will be toggled.
		100: Force to inactive level. OC1REF signal is forced low.
		101: Force to active level. OC1REF signal is forced high.
		110: PWM mode 1 - In up-counting mode, if TIMx_CNT < TIMx_CCDAT1, OC1REF signal
		of channel 1 is high, otherwise it is low. In down-counting mode, if TIMx_CNT >
		TIMx_CCDAT1, OC1REF signal of channel 1 is low, otherwise it is high.
		111: PWM mode 2 - In up-counting mode, if TIMx_CNT < TIMx_CCDAT1, OC1REF signal
		of channel 1 is low, otherwise it is high. In down-counting mode, if TIMx_CNT >
		TIMx_CCDAT1, OC1REF signal of channel 1 is high, otherwise it is low.
		Note 1: In PWM mode 1 or PWM mode 2, the OC1REF level changes only when the
		comparison result changes or when the output compare mode is switched from frozen mode to
		PWM mode.
3	OC1PEN	Output Compare 1 preload enable
		0: Disable preload function of TIMx_CCDAT1 register. Supports write operations to
		TIMx_CCDAT1 register at any time, and the written value is effective immediately.
		1: Enable preload function of TIMx_CCDAT1 register. Only read and write operations to
		preload registers. When an update event occurs, the value of TIMx_CCDAT1 is loaded into
		the active register.
		Note 1: Only when TIMx_CTRL1.ONEPM = 1(In one-pulse mode), PWM mode can be used
		without verifying the preload register, otherwise no other behavior can be predicted.



Bit Field	Name	Description
2	OC1FEN	Output Compare 1 fast enable
		This bit is used to speed up the response of the CC output to the trigger input event.
		0: CC1 behaves normally depending on the counter and CCDAT1 values, even if the trigger is
		ON. The minimum delay for activating CC1 output when an edge occurs on the trigger input
		is 5 clock cycles.
		1: An active edge of the trigger input acts like a comparison match on CC1 output. Therefore,
		OC is set to the comparison level regardless of the comparison result. The delay time for
		sampling the trigger input and activating the CC1 output is reduced to 3 clock cycles.
		OCxFEN only works if the channel is configured in PWM1 or PWM2 mode.
1: 0	CC1SEL[1:0]	Capture/compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channels are configured as inputs and IC1 is mapped to TRC. This mode is only
		active when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off ( $TIMx\_CCEN.CC1EN = 0$ ).

#### Input capture mode:



Bit Field	Name	Description
15:12	IC2F[3:0]	Input Capture 2 Filter
11:10	IC2PSC[1:0]	Input Capture 2 Prescaler
9:8	CC2SEL[1:0]	Capture/Compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC2SEL is writable only when the channel is off ( $TIMx\_CCEN.CC2EN = 0$ ).
7:4	IC1F[3:0]	Input Capture 1 filter
		These bits are used to define sampling frequency of TI1 input and the length of digital filter. The
		digital filter is an event counter that generates an output transition after N events are recorded.
		0000: No filter, sampling at fDTS frequency
		0001: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 2$
		$0010: f_{SAMPLING} = f_{CK\_INT}, N = 4$
		0011: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 8$



Bit Field	Name	Description
		0100: $f_{SAMPLING} = f_{DTS}/2$ , $N = 6$
		0101: $f_{SAMPLING} = f_{DTS}/2$ , $N = 8$
		0110: $f_{SAMPLING} = f_{DTS}/4$ , $N = 6$
		0111: $f_{SAMPLING} = f_{DTS}/4$ , $N = 8$
		1000: $f_{SAMPLING} = f_{DTS}/8$ , $N = 6$
		1001: $f_{SAMPLING} = f_{DTS}/8$ , $N = 8$
		1010: $f_{SAMPLING} = f_{DTS}/16$ , $N = 5$
		1011: $f_{SAMPLING} = f_{DTS}/16$ , $N = 6$
		1100: $f_{SAMPLING} = f_{DTS}/16$ , $N = 8$
		1101: $f_{SAMPLING} = f_{DTS}/32$ , $N = 5$
		1110: $f_{SAMPLING} = f_{DTS}/32$ , $N = 6$
		1111: $f_{SAMPLING} = f_{DTS}/32$ , $N = 8$
3:2	IC1PSC[1:0]	Input Capture 1 prescaler
		These bits are used to select the ratio of the prescaler for IC1 (CC1 input).
		When $TIMx\_CCEN.CC1EN = 0$ , the prescaler will be reset.
		00: No prescaler, capture is done each time an edge is detected on the capture input
		01: Capture is done once every 2 events
		10: Capture is done once every 4 events
		11: Capture is done once every 8 events
1:0	CC1SEL[1:0]	Capture/Compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channel is configured as input, IC1 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off (TIMx_CCEN.CC1EN = 0).


## 9.4.9 Capture/Compare Mode Register 2 (TIMx\_CCMOD2)

Offset address: 0x1C

Reset value: 0x0000 0000

See the description of the CCMOD1 register above

Output comparison mode:





Bit Field	Name	Description
31:27	Reserved	Reserved, the reset value must be maintained
26	OC9PEN	Output compare 9 preload enable
		Note: this function is only for TIM1
25:22	Reserved	Reserved, the reset value must be maintained
21	OC8PEN	Output compare 8 preload enable
		Note: this function is only for TIM1
20:17	Reserved	Reserved, the reset value must be maintained
16	OC7PEN	Output compare 7 preload enable
		Note: this function is only for TIM1
15	OC4CEN	Output compare 4 clear enable
14:12	OC4MD[2:0]	Output compare 4 mode
11	OC4PEN	Output compare 4 preload enable
10	OC4FEN	Output compare 4 fast enable
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: $CC4SEL$ is writable only when the channel is off $(TIMx\_CCEN.CC4EN = 0)$ .
7	OC3CEN	Output compare 3 clear enable
6:4	OC3MD[2:0]	Output compare 3 mode
3	OC3PEN	Output compare 3 preload enable
2	OC3FEN	Output compare 3 fast enable
1:0	CC3SEL[1:0]	Capture/Compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).

#### Input capture mode:




Bit Field	Name	Description
15:12	IC4F[3:0]	Input Capture 4 filter



Bit Field	Name	Description
11:10	IC4PSC[1:0]	Input Capture 4 Prescaler
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC4SEL is writable only when the channel is off ( $TIMx\_CCEN.CC4EN = 0$ ).
7:4	IC3F[3:0]	Input Capture 3 filter
3:2	IC3PSC[1:0]	Input Capture 3 Prescaler
1:0	CC3SEL[1:0]	Capture/compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).

## 9.4.10 Capture/Compare Enable Registers (TIMx\_CCEN)

Offset address: 0x20



Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
21	CC6P	Capture/Compare 6 output polarity
		See TIMx_CCEN.CC1P description.
20	CC6EN	Capture/Compare 6 output enable
		See TIMx_CCEN.CC1EN description.
19: 18	Reserved	Reserved, the reset value must be maintained
17	CC5P	Capture/Compare 5 output polarity
		See TIMx_CCEN.CC1P description.
16	CC5EN	Capture/Compare 5 output enable
		See TIMx_CCEN.CC1EN description.



Bit Field	Name	Description
15	CC4NP	Capture/Compare 4 complementary output polarity
		See TIMx_CCEN. CC1NP description.
		Note: only for TIM1
14	CC4NEN	Capture/Compare 4 complementary output enable
		See TIMx_CCEN. CC1NEN description.
		Note: only for TIM1
13	CC4P	Capture/Compare 4 output polarity
		See TIMx_CCEN.CC1P description.
12	CC4EN	Capture/Compare 4 output enable
		See TIMx_CCEN.CC1EN description.
11	CC3NP	Capture/Compare 3 Complementary output polarity
		See TIMx_CCEN.CC1NP description.
10	CC3NEN	Capture/Compare 3 complementary output enable
		See TIMx_CCEN.CC1NEN description.
9	CC3P	Capture/Compare 3 output polarity
		See TIMx_CCEN.CC1P description.
8	CC3EN	Capture/Compare 3 output enable
		See TIMx_CCEN.CC1EN description.
7	CC2NP	Capture/Compare 2 complementary output polarity
		See TIMx_CCEN.CC1NP description.
6	CC2NEN	Capture/Compare 2 complementary output enable
		See TIMx_CCEN.CC1NEN description.
5	CC2P	Capture/Compare 2 output polarity
		See TIMx_CCEN.CC1P description.
4	CC2EN	Capture/Compare 2 output enable
		See TIMx_CCEN.CC1EN description.
3	CC1NP	Capture/Compare 1 complementary output polarity
		0: OC1N active high
		1: OC1N active low
2	CC1NEN	Capture/Compare 1 complementary output enable
		0: Disable - Disable output OC1N signal. The level of OC1N depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.OI1,
		TIMx_CTRL2.OI1N and TIMx_CCEN.CC1EN.
		1: Enable - Enable output OC1N signal. The level of OC1N depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.OI1,
		TIMx_CTRL2.OI1N and TIMx_CCEN.CC1EN.



Bit Field	Name	Description
1	CC1P	Capture/Compare 1 output polarity
		When the corresponding channel of CC1 is in output mode:
		0: OC1 active high
		1: OC1 active low
		When the corresponding channel of CC1 is in input mode:
		At this time, this bit is used to select whether IC1 or the inverse signal of IC1 is used as the trigger
		or capture signal.
		0: non-inverted: Capture action occurs when IC1 generates a rising edge. When used as external
		trigger, IC1 is non-inverted.
		1: inverted: Capture action occurs when IC1 generates a falling edge. When used as external
		trigger, IC1 is inverted.
		Note: if $TIMx\_BKDT.LCKCFG = 3$ or 2, these bits cannot be modified.
0	CC1EN	Capture/Compare 1 output enable
		When the corresponding channel of CC1 is in output mode:
		0: Disable - Disable output OC1 signal. The level of OC1 depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.0I1,
		TIMx_CTRL2.OI1N and TIMx_CCEN.CC1NEN.
		1: Enable - Enable output OC1 signal. The level of OC1N depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.0I1,
		TIMx_CTRL2.OI1N and TIMx_CCEN.CC1NEN.
		When the corresponding channel of CC1 is in input mode:
		At this time, this bit is used to disable/enable the capture function.
		0: Disable capture
		1: Enable capture

Table 9-4 Output Control Bits Of Complementary Ocx And Ocxn Channels With Break Function

Control	Control Bits				Output State <sup>1)</sup>	
MOEN	OSSI	OSSR	CCxEN	CCxNEN	OCx Output State	OCxN Output State
		0	0	0	Output disabled (not driven by timer)	Output disabled (not driven by timer)
		U	U		OCx=0, OCx_EN=0	OCxN=0, OCxN_EN=0
		0	0	1	Output disabled (not driven by timer)	OCxREF + polarity,
		U	U	1	OCx=0, OCx_EN=0	OCxN= OCxREF xor CCxNP, OCxN_EN=1
		0	1	0	OCxREF + polarity,	Output disabled (not driven by timer)
1	X	U	I		OCx= OCxREF xor CCxP, OCx_EN=1	OCxN=0, OCxN_EN=0
1	^	0	1	1	OCxREF + polarity + dead-time,	Complementary to OCxREF + polarity + dead-
		U	1	1	OCx_EN=1	time, OCxN_EN=1
		1	0	0	Output disabled (not driven by timer)	Output disabled (not driven by timer)
		l l	U	V	OCx=CCxP,OCx_EN=0	OCxN=CCxNP, OCxN_EN=0
		1	0	1	Off-state (Output enabled with inactive	OCxREF + polarity,
			U	1	state)	OCxN= OCxREF xor CCxNP,OCxN_EN=1



Control	Control Bits				Output State <sup>1)</sup>	
MOEN	OSSI	OSSR	CCxEN	CCxNEN	OCx Output State	OCxN Output State
					OCx=CCxP, OCx_EN=1	
		1	1		OCxREF + polarity, OCx= OCxREF xor CCxP, OCx_EN=1	Off-state (Output enabled with inactive state) OCxN=CCxNP, OCxN_EN=1
		1	1	1	OCxREF + polarity + dead-time, OCx_EN=1	Complementary to OCxREF + polarity + dead- time, OCxN_EN=1
	0		0	0	Output disabled (not driven by timer)	
	0	0	1	Asynchronously: OCx=CCxP, OCx_	_EN=0, OCxN=CCxNP, OCxN_EN=0;	
	0		1 0	0	Then if the clock is present: OCx=OIx and OCxN=OIxN after a dead-time, when (CCxP	
0	0	X	1	1	$^{\land}$ OIx) $^{\land}$ (CCxNP $^{\land}$ OIxN)! = 0.	
U	1	A	0	0	Off-state (Output enabled with inactive st	tate)
	1		0	1	Asynchronously: OCx=CCxP, OCx_	_EN=1, OCxN=CCxNP, OCxN_EN=1;
	1		1	0	Then if the clock is present: OCx=OIx a	nd OCxN=OIxN after a dead-time, when (CCxP
	1		1	1	$^{\land}$ OIx) $^{\land}$ (CCxNP $^{\land}$ OIxN)! = 0	


<sup>1.</sup> If both outputs of a channel are not used (CCxEN = CCxNEN = 0), OIx, OIxN, CCxP and CCxNP must all be cleared.

Note: the status of external I/O pins connected to complementary OCx and OCxN channels depends on the OCx and OCxN channel states and GPIO and AFIO registers.

#### 9.4.11 Counters (TIMx\_CNT)

Offset address: 0x24

Reset value: 0x0000




Bit Field	Name	Description
15:0	CNT[15:0]	Counter value

## 9.4.12 Prescaler (TIMx\_PSC)

Offset address: 0x28

Reset value: 0x0000





Bit Field	Name	Description
15:0	PSC[15:0]	Prescaler value
		Counter clock $f_{CK\_CNT} = f_{CK\_PSC}/(PSC [15:0] + 1)$ .
		Each time an update event occurs, the PSC value is loaded into the active prescaler register.

## 9.4.13 Auto-reload Register (TIMx\_AR)

Offset address: 0x2C

Reset values: 0xFFFF



Bit Field	Name	Description
15:0	AR[15:0]	Auto-reload value
		These bits define the value that will be loaded into the actual auto-reload register.
		See Section 9.3.1 for more details.
		When the TIMx_AR.AR [15:0] value is null, the counter does not work.

#### 9.4.14 Repeat Count Registers (TIMx\_REPCNT)

Offset address: 0x30

Reset value: 0x0000




Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained
7:0	REPCNT[7:0]	Repetition counter value
		Repetition counter is used to generate the update event or update the timer registers only after a
		given number (N+1) cycles of the counter, where N is the value of TIMx_REPCNT.REPCNT.
		The repetition counter is decremented at each counter overflow in up-counting mode, at each
		counter underflow in down-counting mode or at each counter overflow and at each counter
		underflow in center-aligned mode. Setting the TIMx_EVTGEN.UDGN bit will reload the content
		of TIMx_REPCNT.REPCNT and generate an update event.

## 9.4.15 Capture/Compare Register 1 (TIMx\_CCDAT1)

Offset address: 0x34






Bit	Name	Description
Field		
31:16	CCDDAT1[15:0]	Capture/Compare 1 value, special for center-aligned asymmetric mode. Only for TIM1.
		CC1 channel can only configured as output:
		CCDDAT1 contains the value to be compared to the counter TIMx_CNT (only when
		TIMx_CTRL1.DIR = 1 and in asymmetric mode), signaling on the OC1 output.
		If the preload feature is not selected in TIMx_CCMOD1.OC1PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
15:0	CCDAT1[15:0]	Capture/Compare 1 value
		CC1 channel is configured as output:
		CCDAT1 contains the value to be compared to the counter TIMx_CNT (except when
		TIMx_CTRL1.DIR = 1 and in asymmetric mode), signaling on the OC1 output.
		If the preload feature is not selected in TIMx_CCMOD1.OC1PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
		CC1 channel is configured as input:
		CCDAT1 contains the counter value transferred by the last input capture 1 event (IC1).
		When configured as input mode, register CCDAT1 and CCDDAT1 are only readable.
		When configured as output mode, register CCDAT1 and CCDDAT1 are readable and writable.

# 9.4.16 Capture/Compare Register 2 (TIMx\_CCDAT2)

Offset address: 0x38






Bit	Name	Description
Field		
31:16	CCDDAT2[15:0]	Capture/Compare 2 values, special for center-aligned asymmetric mode. Only for TIM1.
		CC2 channel can only configured as output:
		CCDDAT2 contains the value to be compared to the counter TIMx_CNT (only when
		TIMx_CTRL1.DIR = 1 and in asymmetric mode), signaling on the OC2 output.
		If the preload feature is not selected in TIMx_CCMOD1.OC2PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
15:0	CCDAT2[15:0]	Capture/Compare 2 values
		CC2 channel is configured as output:
		CCDAT2 contains the value to be compared to the counter TIMx_CNT (except when
		TIMx_CTRL1.DIR = 1 and in asymmetric mode), signaling on the OC2 output.
		If the preload feature is not selected in TIMx_CCMOD1.OC2PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
		CC2 channel is configured as input:
		CCDAT2 contains the counter value transferred by the last input capture 2 event (IC2).
		When configured as input mode, register CCDAT2 and CCDDAT2 are only readable.
		When configured as output mode, register CCDAT2 and CCDDAT2 are readable and writable.

## 9.4.17 Capture/Compare Register 3 (TIMx\_CCDAT3)

Offset address: 0x3C



Bit	Name	Description
Field		
31:16	CCDDAT3[15:0]	Capture/Compare 3 value, special for center-aligned asymmetric mode. Only for TIM1.
		CC3 channel can only configured as output:
		CCDDAT3 contains the value to be compared to the counter TIMx_CNT (only when
		TIMx_CTRL1.DIR = 1 and in asymmetric mode), signaling on the OC3 output.
		If the preload feature is not selected in TIMx_CCMOD2.OC3PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.



Bit	Name	Description
Field		
15:0	CCDAT3[15:0]	Capture/Compare 3 value
		CC3 channel is configured as output:
		CCDAT3 contains the value to be compared to the counter TIMx_CNT (except when
		TIMx_CTRL1.DIR = 1 and in asymmetric mode), signaling on the OC3 output.
		If the preload feature is not selected in TIMx_CCMOD2.OC3PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		CC3 channel is configured as input:
		CCDAT3 contains the counter value transferred by the last input capture 3 event (IC3).
		When configured as input mode, register CCDAT3 and CCDDAT3 are only readable.
		When configured as output mode, register CCDAT3 and CCDDAT3 are readable and writable.

# 9.4.18 Capture/Compare Register 4 (TIMx\_CCDAT4)

Offset address: 0x40

Reset value: 0x0000 0000

31												16
	 '		l	1	CCDDA	Г4[16:31]	1		ı	1	1	
		<u> </u>	<u> </u>	1	rv	Ι γ/ <del>r</del>		1		1		
15					14	V/1						0
			1		CCDAT	[4[15:0]			1			

rw/r

Bit	Name	Description
Field		
31:16	CCDDAT4[15:0]	Capture/Compare 4 value, special for center-aligned asymmetric mode. Only for TIM1.
		CC4 channel can only configured as output:
		CCDDAT4 contains the value to be compared to the counter TIMx_CNT (only when
		TIMx_CTRL1.DIR = 1 and in asymmetric mode), signaling on the OC4 output.
		If the preload feature is not selected in TIMx_CCMOD2.OC4PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
15:0	CCDAT4[15:0]	Capture/Compare 4 value
		CC4 channel is configured as output:
		CCDAT4 contains the value to be compared to the counter TIMx_CNT (except when
		TIMx_CTRL1.DIR = 1 and in asymmetric mode), signaling on the OC4 output.
		If the preload feature is not selected in TIMx_CCMOD2.OC4PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		CC4 channel is configured as input:
		CCDAT4 contains the counter value transferred by the last input capture 4 event (IC4).
		When configured as input mode, register CCDAT4 and CCDDAT4 are only readable.




	When configured as output mode, register CCDAT4 and CCDDAT4 are readable and writable.

#### 9.4.19 Break and Dead-time Registers (TIMx\_BKDT)

Offset address: 0x44

Reset value: 0x0000



Note: AOEN, BKP, BKEN, OSSI, OSSR, and DTGN [7:0] bits can all be write protected depending on the LOCK configuration, and it is necessary to configure all of them on the first write to the TIMx BKDT register.

Bit Field	Name	Description		
15	MOEN	Main Output enable		
		This bit can be set by software or hardware depending on the TIMx_BKDT.AOEN bit, and is		
		asynchronously cleared to '0' by hardware once the brake input is active. It is only valid for		
		channels configured as outputs.		
		0: OC and OCN outputs are disabled or forced to idle state.		
		1: OC and OCN outputs are enabled if TIMx_CCEN.CCxEN or TIMx_CCEN.CCxNEN bits are		
		set. For more details, see Section 9.4.10 Capture/Compare enable registers (TIMx_CCEN).		
14	AOEN Automatic output enable			
		0: Only software can set TIMx_BKDT.MOEN;		
		1: Software sets TIMx_BKDT.MOEN; or if the break input is not active, when the next update		
		event occurs, hardware automatically sets TIMx_BKDT.MOEN.		
13	BKP	Break input polarity		
		0: Low level of the brake input is valid		
		1: High level of the brake input is valid		
		Note: any write to this bit requires an APB clock delay to take effect.		
12	BKEN	Break enable		
		0: Disable brake input (BRK and CCS clock failure events)		
		1: Enable brake input (BRK and CCS clock failure events)		
		Note: any write to this bit requires an APB clock delay to take effect.		



Bit Field	Name	Description
11	OSSR	Off-state Selection for RUN Mode
		This bit is used when TIMx_BKDT.MOEN=1 and the channel is a complementary output.
		The OSSR bit does not exist in timer without complementary outputs.
		0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal = 0)
		1: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxEN = 1 or
		CCxNEN = 1. Then, OC/OCN enable output signal = 1
		For more details, See Section 9.4.10, capture/compare enablement registers (TIMx_CCEN).
10	OSSI	Off-state Selection for Idle Mode
		This bit is used when TIMx_BKDT.MOEN=0 and the channels configured as outputs.
		0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal = 0)
		1: When inactive, OC/OCN outputs are forced with their with their idle level as soon as CCxEN =
		1 or CCxNEN = 1. Then, OC/OCN enable output signal = 1
		For more details, See Section 9.4.10, capture/compare enablement registers (TIMx_CCEN).
9:8	LCKCFG[1:0]	Lock Configuration
		These bits offer a write protection against software errors.
		00:
		<ul> <li>No write protected.</li> </ul>
		01:
		- LOCK Level 1
		TIMx_BKDT.DTGN, TIMx_BKDT.BKEN, TIMx_BKDT.BKP, TIMx_BKDT.AOEN,
		TIMx_CTRL2.OIx, TIMx_CTRL2.OIxN bits enable write protection.
		10:
		- LOCK Level 2
		Except for register write protection in LOCK Level 1 mode, TIMx_CCEN.CCxP and
		TIMx_CCEN.CCxNP (If the corresponding channel is configured in output mode),
		TIMx_BKDT.OSSR and TIMx_BKDT.OSSI bits also enable write protection.
		11:
		- LOCK Level 3
		Except for register write protection in LOCK Level 2, TIMx_CCMODx.OCxMD and
		TIMx_CCMODx.OCxPEN bits (If the corresponding channel is configured in output mode) also
		enable write protection.
		Note: after the system reset, the LCKCFG bit can only be written once. Once written to the
		TIMx_BKDT register, LCKCFG will be protected until the next reset.



Bit Field	Name	Description
7:0	DTGN [7:0]	Dead-time Generator
		These bits define the dead-time duration between inserted complementary outputs. The
		relationship between the DTGN value and the dead time is as follows::
		DTGN[7:5] = 0xx:
		dead time = $DTGN[7:0] \times (t_{DTS})$
		DTGN[7:5] = 10x:
		dead time = $(64+DTGN[5:0]) \times (2 \times t_{DTS})$
		DTGN[7:5]=110:
		dead time = $(32+DTGN[4:0]) \times (8 \times t_{DTS})$
		DTGN [then] = 111:
		dead time = $(32 + DTGN [4:0]) \times (16 \times t_{DTS})$
		t <sub>DTS</sub> value see TIMx_CTRL1.CLKD [1:0].

# 9.4.20 DMA Control Register (TIMx\_DCTRL)

Offset address: 0x48 Reset value: 0x0000



Bit Field	Name	Description
15:13	Reserved	Reserved, the reset value must be maintained
12:8	DBLEN[4:0]	DMA Burst Length
		This bit field defines the number DMA will accesses (write/read) TIMx_DADDR register.
		00000:1 time transfer
		00001: 2 times transfers
		00010: 3 times transfers
		10001: 18 times transfers
7:5	Reserved	Reserved, the reset value must be maintained.
4:0	DBADDR[4:0]	DMA Base Address
		This bit field defines the first address where the DMA accesses the TIMx_DADDR register.
		When access is done through the TIMx_DADDR first time, this bit-field specifies the address
		you just access. And then the second access to the TIMx_DADDR, you will access the address
		of "DMA Base Address + 4"
		00000: TIMx_CTRL1,
		00001: TIMx_CTRL2,
		00010: TIMx_SMCTRL,
		10001: TIMx_BKDT,
		10010: TIMx_DCTRL



## 9.4.21 DMA Transfer Buffer Register (TIMx\_DADDR)

Offset address: 0x4C Reset value: 0x0000



Bit Field	Name	Description
15:0	BURST[15:0]	DMA access buffer.
		When a read or write operation is assigned to this register, the register located at the address
		range (DMA base address + DMA burst length × 4) will be accessed.
		DMA base address = The address of TIM_CTRL1 + TIMx_DCTRL. DBADDR * 4;
		DMA burst len = $TIMx_DCTRL.DBLEN + 1$ .
		Example:
		If $TIMx_DCTRL.DBLEN = 0x3(4 transfers)$ , $TIMx_DCTRL.DBADDR = 0xD$
		(TIMx_CCDAT1), DMA data length = half word, DMA memory address = buffer address in
		SRAM, DMA peripheral address = TIMx_DADDR address.
		When an event occurs, TIMx will send requests to the DMA, and transfer data 4 times.
		For the first time, DMA access to the TIMx_DADDR register will be mapped to access
		TIMx_CCDAT1 register;
		For the second time, DMA access to the TIMx_DADDR register will be mapped to access
		TIMx_CCDAT2 register;
		For the fourth time, DMA access to the TIMx_ DADDR register will be mapped to access
		TIMx_CCDAT4 register;

#### 9.4.22 Capture/Compare Mode Registers 3(TIMx CCMOD3)

Offset address: 0x54 Reset value: 0x0000



Bit Field	Name	Description
15	OC6CEN	Output compare 6 clear enable
14:12	OC6MD[2:0]	Output compare 6 mode
11	OC6PEN	Output compare 6 preload enable
10	OC6FEN	Output compare 6 fast enable
9:8	Reserved	Reserved, the reset value must be maintained
7	OC5CEN	Output compare 5 clear enable



Bit Field	Name	Description
6:4	OC5MD[2:0]	Output compare 5 mode
3	OC5PEN	Output compare 5 Preload enable
2	OC5FEN	Output compare 5 fast enable
1: 0	Reserved	Reserved, the reset value must be maintained

#### 9.4.23 Capture/Compare Register 5 (TIMx\_CCDAT5)

Offset address: 0x58 Reset value: 0x0000



## 9.4.24 Capture/Compare Register 6 (TIMx\_CCDAT6)

Offset address: 0x5C Reset value: 0x0000




Bit	Name	Description
Field		
15:0	CCDAT6[15:0]	Capture/Compare 6 value
		CC6 channel can only configured as output:
		CCDAT6 contains the value to be compared to the counter TIMx_CNT, signaling on the OC6
		output.
		If the preload feature is not selected in TIMx_CCMOD3.OC6PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.



## 9.4.25 Capture/Compare Register 7 (TIMx\_CCDAT7)

Offset address: 0x60 Reset value: 0x0000



Bit	Name	Description
Field		
15:0	CCDAT7[15:0]	Capture/Compare 7 value
		CC7 channel can only configured as output:
		CCDAT7 contains the value to be compared to the counter TIMx_CNT, signaling on the OC7
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC7PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		Note: this function is only for TIM1

#### 9.4.26 Capture/Compare Register 8 (TIMx\_CCDAT8)

Offset address: 0x64

Reset value: 0x0000



Bit	Name	Description
Field		
15:0	CCDAT8[15:0]	Capture/Compare 8 value
		CC8 channel can only configured as output:
		CCDAT8 contains the value to be compared to the counter TIMx_CNT, signaling on the OC8
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC8PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		Note: this function is only for TIM1

## 9.4.27 Capture/Compare Register 9 (TIMx\_CCDAT9)

Offset address: 0x68 Reset value: 0x0000






Bit	Name	Description
Field		
15:0	CCDAT9[15:0]	Capture/Compare 9 value
		CC9 channel can only configured as output:
		CCDAT9 contains the value to be compared to the counter TIMx_CNT, signaling on the OC9
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC9PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		Note: this function is only for TIM1

# 9.4.28 Break Filter (TIMx\_BRKFILT)

Offset address: 0x6C

Reset value: 0x0000 0000



rw

Bit	Name	Description
Field		
31:30	Reserved	Reserved, the reset value must be maintained
29:24	THRESH[5:0]	Threshold number of sample logic level to be valid, maximum 63:
		Threshold value for a valid logic level. Within sample window if number of logic high is more
		than or equal to threshold value, next logic level will be logic high. Same rule applies to logic
		low. If both number of 1's and 0's inside window are smaller than threshold, filter output stays
		unchanged. Threshold value should set to more than or equal to half of Window value.
		Recommend threshold range is:
		Minimum: 1 pre-scale clock cycle more than ceiling value of max glitch size (in pre-scale clock
		cycle) and need to larger than half of window size.
		for example, if glitch size is 3.2*(pre-scale clock period), threshold should be
		Maximum: floor value of minimum size of valid signal (in pre-scale clock cycle) and need to
		be smaller than window size.
		For example, if minimum message size is 3.2*(pre-scale clock period), threshold should be floor
		(3.2) = 3.
23	Reserved	Reserved, the reset value must be maintained
22:17	WSIZE[5:0]	Window size value for logic level check, maximum 63:
		Window size decides how many sampled values will take into consideration for getting next
		logic level. Build-in FIFO is 64 bits with maximum index 63 which can only set window size to
		be 63.





Bit	Name	Description
Field		
16	FILTEN	Filter enable:
		0: Filter disable.
		1: Enable filter function.
15:0	PSC[15:0]	Prescaler register value for configure filter sample clock:
		For this filter, it supports 65535 scale (16 bits).
		Clock prescaler scaling system clock to sample clock. Sample clock decides distance between
		two sample point. Only value at sample point will take into consideration for valid logic level
		calculation.



# 10 General-purpose Timers (TIM2, TIM3, TIM4 and TIM5)

#### 10.1 General-purpose Timers Introduction

The general-purpose timers (TIM2, TIM3, TIM4 and TIM5) is mainly used in the following scenatios: counting the input signal, measuring the pulse width of the input signal and generating the output waveform, etc.

#### 10.2 Main Features Of General-purpose Timers

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting)
- 16-bit programmable prescaler. (The prescalser factor can be configured with any value between 1 and 65536)
- TIM2, TIM3, TIM4 and TIM5 up to 4 channels.
- Channel's working modes: PWM output, ouput compare, one-pulse mode output, input capture.
- The events that generate the interrupt/DMA are as follows:
  - Update event
  - Trigger event
  - Input capture
  - Output compare
- Timer can be controlled by external signal
- Timers can be linked together internally for timer synchronization or chaining
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position;
- Hall sensor interface: used to do three-phase motor control;






Figure 10-1 Block Diagram Of Timx (X = 2, 3, 4 And 5)



For TIMx (x = 2,3,4), the ETR input is from IOM only, for TIM5, the ETR input is not support.

For TIMx (x = 2, 3, 4, 5), The capture channel 1 input can come from IOM or comparator output

For TIM2, capture channel 2 comes from IOM or LSE, for TIM3, TIM4 and TIM5, capture channel 2 comes from IOM only

For TIM2, capture channel 3 comes from IOM or LSI, for TIM3, TIM4 and TIM5, capture channel 3 comes from IOM only

For TIM2, capture channel 4 comes from IOM or HSE/128, for TIM3, TIM4 and TIM5, capture channel 4 comes from IOM only

For each GPTIM, there is a sliding filter in front of TIMx\_CH1, TIMx\_CH2, TIMx\_CH3 and TIMx\_CH4. Sliding filter is only for IOM input, not for LSE/LSI/HSE.

## 10.3 General-purpose Timers Description

#### 10.3.1 Time-base Unit

The time-base unit mainly includes: prescaler, counter, and auto-reload. When the time base unit is working, the software can read and write the corresponding registers (TIMx\_PSC, TIMx\_CNT and TIMx\_AR) at any time.

Depending on the setting of the auto-reload preload enable bit (TIMx\_CTRL1.ARPEN), the value of the preload



register is transferred to the shadow register immediately or at each update event UEV. An update event is generated when the counter reaches the overflow/underflow condition and it can be generated by software when TIMx\_CTRL1.UPDIS=0. The counter CK\_CNT is valid only when the TIMx\_CTRL1.CNTEN bit is set. The counter starts counting one clock cycle after the TIMx\_CTRL1.CNTEN bit is set.

#### 10.3.1.1 Prescaler description

The TIMx\_PSC register consists of a 16-bit counter that can be used to divide the counter clock frequency by any factor between 1 and 65536. It can be changed on the fly as it is buffered. The prescaler value is only taken into account at the next update event.




Figure 10-2 Counter Timing Diagram With Prescaler Division Change From 1 To 4

#### 10.3.2 Counter Mode

#### 10.3.2.1 Up-counting mode

In up-counting mode, the counter will count from 0 to the value of the register TIMx\_AR, then it resets to 0. And a counter overflow event is generated.

If the TIMx\_CTRL1.UPRS bit (select update request) and the TIMx\_EVTGEN.UDGN bit are set, an update event (UEV) will generate And TIMx\_STS.UDITF will not be set by hardware, therefore, no update interrupts or update DMA requests are generated. This setting is used in scenarios where you want to clear the counter but do not want to generate an update interrupt.

Depending on the update request source is configured in the TIMx\_CTRL1.UPRS. When an update event occurs, all registers are updated and the TIMx\_STS.UDITF is set:



- Update auto-reload shadow registers with preload value(TIMx\_AR), when TIMx\_CTRL1.ARPEN = 1.
- The prescaler shadow register is reloaded with the preload value(TIMx PSC).

To avoid updating the shadow registers when new values are written to the preload registers, you can disable the update by setting TIMx CTRL1.UPDIS=1.

When an update event occurs, the counter will still be cleared and the prescaler counter will also be set to 0 (but the prescaler value will remain unchanged).

The figure below shows some examples of the counter behavior and the update flags for different division factors in the up-counting mode.

Figure 10-3 Timing Diagram Of Up-Counting. The Internal Clock Divider Factor = 2/N







Figure 10-4 Timing Diagram Of The Up-Counting, Update Event When ARPEN=0/1





## 10.3.2.2 Down-counting mode

In down-counting mode, the counter will decrement from the value of the register TIMx\_AR to 0, then restart from the auto-reload value and generate a counter underflow event.

The process of configuring update events and updating registers in down-counting mode is the same as in up-counting mode, see 10.3.2.1.

The figure below shows some examples of the counter behavior and the update flags for different division factors in the down-counting mode.

Internal clock divided by **CNTEN** 2 Timer clock = CK CNT Counter register 0002 Counter underflow Update event (UEV) Update interrupt flag(UDITF) Internal clock divided by CK PSC Timer clock = CK\_CNT 36 Counter register Counter underflow Update event (UEV) Update interrupt flag(UDITF)

Figure 10-5 Timing Diagram Of The Down-Counting, Internal Clock Divided Factor = 2/N

#### 10.3.2.3 Center-aligned mode

In center-aligned mode, the counter increments from 0 to the value  $(TIMx\_AR) - 1$ , a counter overflow event is generated. It then counts down from the auto-reload value  $(TIMx\_AR)$  to 1 and generates a counter underflow event. Then the counter resets to 0 and starts counting up again.

In this mode, the TIMx\_CTRL1.DIR direction bits have no effect and the count direction is updated and specified by hardware. Center-aligned mode is valid when the TIMx\_CTRL1. CAMSEL bit is not equal to "00".

The update events can be generated each time the counter overflows and each time the counter underflows.



Alternatively, an update event can also be generated by setting the TIMx\_EVTGEN. UDGN bit (either by software or using a slave mode controller). In this case, the counter restarts from 0, as does the prescaler's counter.

Please Note: if the update source is a counter overflow, auto-reload update before reloading the counter.

Figure 10-6 Timing Diagram Of The Center-Aligned, Internal Clock Divided Factor =2/N







Figure 10-7 A Center-Aligned Sequence Diagram That Includes Counter Overflows And Underflows (ARPEN = 1)



## 10.3.3 Clock Selection

- The internal clock of timers: CK\_INT
- Two kinds of external clock mode :




- external input pin
- external trigger input ETR
- Internal trigger input (ITRx): one timer is used as a prescaler for another timer.

## 10.3.3.1 Internal clock source (CK INT)

When the TIMx\_SMCTRL.SMSEL is equal to "000", the slave mode controller is disabled. The three control bits (TIMx\_CTRL1.CNTEN、TIMx\_CTRL1.DIR、TIMx\_EVTGEN. UDGN) can only be changed by software (except TIMx\_EVTGEN. UDGN, which remains cleared automatically). It is provided that the TIMx\_CTRL1.CNTEN bit is written as' 1' by soft, the clock source of the prescaler is provided by the internal clock CK\_INT.


Figure 10-8 Control Circuit In Normal Mode, Internal Clock Divided By 1





#### 10.3.3.2 External clock source mode 1

Figure 10-9 TI2 External Clock Connection Example



This mode is selected by configuring TIMx\_SMCTRL.SMSEL=111. The counter can be configured to count on the rising or falling edge of the clock at the selected input.

For example, to configure up-counting mode to count on the rising edge of the clock at the T12 input, the configuration steps are as follows:

- Configure TIMx\_CCMOD1.CC2SEL equal to '01', CC2 channel is configured as input, IC2 is mapped to TI2
- Configure TIMx CCEN.CC2P equal to '0', select clock rising edge polarity
- To select input filter bandwidth by configuring TIMx\_CCMOD1.IC2F[3:0] (if filter is not needed, keep IC2F bit at '0000')
- Configure TIMx SMCTRL.SMSEL equal to '111', select timer external clock mode 1
- Configure TIMx\_SMCTRL.TSEL equal to '110', select TI2 as the trigger input source
- Configure TIMx CTRL1.CNTEN equal to '1' to start the counter

Note: the capture prescaler is not used for triggering, so it does not need to be configured

When the rising edge of the timer clock occurs at TI2=1, the counter counts once and the TIMx\_STS .TITF flag is pulled high.

The delay between the rising edge of TI2 and the actual clock of the counter depends on the resynchronization circuit at the input of TI2.






Figure 10-10 Control Circuit In External Clock Mode 1

#### 10.3.3.3 External clock source mode 2

This mode is selected by TIMx\_SMCTRL .EXCEN equal to 1. The counter can count on every rising or falling edge of the external trigger input ETR.

The following figure is a schematic diagram of the external trigger input module in External clock source mode 2




Figure 10-11 External Trigger Input Block Diagram

For example, use the following configuration steps to make the up counter count every 2 rising edges on ETR.

- Since no filter is needed in this case, make TIMx SMCTRL .EXTF[3:0] equal to '0000'
- Configure the prescaler by making TIMx SMCTRL.EXTPS[1:0] equal to '01'
- Select the polarity on ETR pin by setting TIMx SMCTRL.EXTP equal to '0', The rising edge of ETR is valid
- External clock mode 2 is selected by setting TIMx SMCTRL .EXCEN equal to '1'



• Turn on the counter by setting TIMx CTRL1. CNTEN equal to '1'

The counter counts every 2 rising edges of ETR. The delay between the rising edge of ETR and the actual clock to the counter is due to a resynchronization circuit on the ETRP signal.




Figure 10-12 Control Circuit In External Clock Mode 2

## 10.3.4 Capture/Compare Channels

Capture/compare channels include capture/compare registers and shadow registers. The input section consists of digital filters, multiplexers and prescalers. The output section includes comparators and output controls.

The input signal TIx is sampled and filtered to generate the signal TIxF. A signal (TIxF\_rising or TIxF\_falling) is then generated by the edge detector of the polarity select function, the polarity of which is selected by the TIMx\_CCEN.CCxP bits. This signal can be used as a trigger input for the slave mode controller. At the same time, the signal ICx is sent to the capture register after frequency division. The following figure shows a block diagram of a capture/compare channel.






Figure 10-13 Capture/Compare Channel (Example: Channel 1 Input Stage)

The output part generates an intermediate waveform OCxRef (active high) as reference. The polarity acts at the end of the chain.



CC1SEL[1] CC1SEL[0] IC1PSC CC1EN Input mode Read CCDAT1H TIM1\_EVTGEN.CC1GN Read CCDAT1L R Read in APB Bus progress MCU Peripheral interface 16 bit High 8-bits Capture/ Capture/ transfer compare compare Counter preload register shadow register Low 8-bits Output Comparator mode Write CCDAT1H Write in progress CNT>CCDAT1 CNT=CCDAT1 Write CCDAT1L R CC1SEL[0] CC1SEL[1] TIM1 CCMOD1.OC1PEN **UEV** From time base unit

Figure 10-14 Capture/Compare Channel 1 Main Circuit



To the master mode controller Output enable Polarity circuit selection TIM1\_CCE! OC4 CC4P ETRF Ocref clr TIMI CCEN.CC4EN 0 OC4 REF CNT=CCDAT4 CNT>CCDAT4 Output mode controller TIM1\_CCMOD2.OC2M D[2:0]

Figure 10-15 Output Part Of Channelx (X=1/2/3/4. Take Channel 4 As Example)

Reads and writes always access preloaded registers when capturing/comparing. The two specific working processes are as follows:

In capture mode, the capture is actually done in the shadow register, and then the value in the shadow register is copied into the preload register.

In compare mode, as opposed to capture mode, the value of the preload register is copied into the shadow register, which is compared with the counter.

#### 10.3.5 Input Capture Mode

In capture mode, the TIMx CCDATx registers are used to latch the counter value after the ICx signal detects.

There is a capture interrupt flag TIMx\_STS.CCxITF, which can issue an interrupt or DMA request if the corresponding interrupt enable is pulled high.

The TIMx\_STS. CCxITF bit is set by hardware when a capture event occurs and is cleared by software or by reading the TIMx\_CCDATx register.

The overcapture flag TIMx\_STS.CCxOCF is set equal to 1 when the counter value is captured in the TIMx\_CCDATx register and TIMx\_STS.CC1ITF is pulled high. Unlike the former, TIMx\_STS.CCxOCF is cleared by writing 0 to it.

To achieve a rising edge of the TI1 input to capture the counter value into the TIMx\_CCDAT1 register, the configuration flow is as follows:

- To select a valid input:
  - Configure TIMx\_CCMOD1.CC1SEL to '01'. At this time, the input is the CC1 channel, and IC1 is mapped to TI1.
- The duration of the input filter required for programming:

Define the sampling frequency of the TI1 input and the length of the digital filter by configuring the TIMx\_CCMODx.ICxF bits. Example: If the input signal jitters up to 5 internal clock cycles, we must choose a filter duration longer than these 5 clock cycles. When 8 consecutive samples (sampled at f<sub>DTS</sub> frequency) with the new level are detected, we can validate the transition on TI1. Then configure TIMx\_CCMOD1. IC1F to



'0011'.

- By configuring TIMx CCEN .CC1P=0, select the rising edge as the valid transition polarity on the TI1 channel.
- Configure the input prescaler. In this example, configure TIMx\_CCMOD1.IC1PSC= '00' to disable the prescaler because we want to capture every valid transition.
- Enable capture by configuring TIMx CCEN. CC1EN = '1'.

If you want to enable DMA request, you can configure TIMx\_DINTEN.CC1DEN=1.If you want enable related interrupt request, you can configureTIMx\_DINTEN.CC1IEN bit=1

#### 10.3.5.1 Channel input filter

Description of register  $TIMx_CxFILT(x = 1, 2, 3, 4)$  is as follow:




Figure 10-16 Slide Filter

- The digital filter samples channel input signal at the clock of TIMx(x = 2, 3, 4, 5) from RCC, and accumulates samples in a 64-bits FIFO. It only samples data within window size defined in TIMx\_CxFILT.WSIZE [5:0] with maximum size of 64.
- The filter outputs the majority value inside sample window which is defined by the threshold value in TIMx\_CxFILT.THRESH [5:0] with maximum threshold of 63. This value should be equal or more than half of window size. If neither logic 1 nor logic 0 counts inside sampling window is more than threshold, digital filter maintains previous output value.
- TIMx\_CxFILT.PSC register determines the sample rate of corresponding digital filter. Filter FIFO captures one sample value from input at every sample clock.
- If digital filter is off, filter input will bypass to output like a wire.

## 10.3.6 PWM Input Mode

There are some differences between PWM input mode and normal input capture mode, including:

- Two ICx signals are mapped to the same TIx input.
- The two ICx signals are active on edges of opposite polarity.
- Select one of two TIxFP signals as trigger input.
- The slave mode controller is configured in reset mode.

For example, the following configuration flow can be used to know the period and duty cycle of the PWM signal on TI1 (It depends on the frequency of CK INT and the value of the prescaler).

• Configure TIMx CCMOD1.CC1SEL equal to '01' to select TI1 as valid input for TIMx CCDAT1.



- Configure TIMx\_CCEN.CC1P equal to '0' to select the active polarity of filtered timer input 1(TI1FP1), valid on the rising edge.
- Configure TIMx\_CCMOD1.CC2SEL equal to '10' select TI1 as valid input for TIMx\_CCDAT2.
- Configure TIMx\_CCEN.CC2P equal to 1 to select the valid polarity of filtered timer input 2(TI1FP2), valid on the falling edge.
- Configure TIMx SMCTRL.TSEL=101 to select Filtered timer input 1 (TI1FP1) as valid trigger input.
- Configure TIMx SMCTRL.SMSEL=100 to configure the slave mode controller to reset mode.
- Configure TIMx CCEN. CC1EN=1 and TIMx CCEN.CC2EN=1 to enable capture.




Figure 10-17 PWM Input Mode Timing

Because of only filter timer input 1 (TI1FP1) and filter timer input 2 (TI2FP2) are connected to the slave mode controller, the PWM input mode can only be used with the TIMx\_CH1/TIMx\_CH2 signals.

#### **10.3.7** Forced Output Mode

Software can force output compare signals to active or inactive level directly, in output mode (TIMx CCMODx.CCxSEL=00).

User can set TIMx\_CCMODx. OCxMD=101 to force the output compare signal to active level. And the OCxREF will be forced high, OCx get opposite value to CCxP polarity bit. On the other hand, user can set TIMx\_CCMODx. OCxMD=100 to force the output compare signal to inactive level.

The values of the TIMx\_CCDATx shadow register and the counter still comparing with each other in this mode. And the flag still can be set. Therefore, the interrupt and DMA requests still can be sent.



The comparison between the output compare register TIMx\_CCDATx and the counter TIMx\_CNT has no effect on OCxREF. And the flag still can be set. Therefore, the interrupt and DMA requests still can be sent.

#### 10.3.8 Output Compare Mode

User can use this mode to control the output waveform, or to indicate that a period of time has elapsed.

When the capture/compare register and the counter have the same value, the output compare function's operations are as follow:

- TIMx\_CCMODx.OCxMD is for output compare mode, and TIMx\_CCEN.CCxP is for output polarity. When the compare matches, if set TIMx\_CCMODx.OCxMD=000, the output pin will keep its level;if set TIMx\_CCMODx.OCxMD=001, the output pin will be set active;if set TIMx\_CCMODx.OCxMD=010, the output pin will be set inactive;if set TIMx\_CCMODx.OCxMD=011, the output pin will be set to toggle.
- Set TIMx STS.CCxITF.
- If user set TIMx DINTEN.CCxIEN, a corresponding interrupt will be generated.
- If user set TIMx\_DINTEN.CCxDEN and set TIMx\_CTRL2.CCDSEL to select DMA request, and DMA request will be sent.

User can set TIMx\_CCMODx.OCxPEN to choose capture/compare shawdow regisete using capture/compare preload registers(TIMx\_CCDATx) or not.

The time resolution is one count of the counter.

In one pulse mode, the output compare mode can also be used to output a single pulse.

Here are the configuration steps for output compare mode:

- First of all, user should select the counter clock.
- Secondly, set TIMx AR and TIMx CCDATx with desired data.
- If user need to generate an interrupt, set TIMx DINTEN.CCxIEN.
- Then select the output mode by set TIMx CCEN.CCxP, TIMx CCMODx.OCxMD, TIMx CCEN.CCxEN, etc.
- At last, set TIMx CTRL1.CNTEN to enable the counter.

User can update the output waveform by setting TIMx\_CCDATx at any time, as long as the preload register is not enabled. Otherwise the TIMx\_CCDATx shadow register will be updated at the next update event.

Here is an example.



TIM1\_CNT 0069 006A 006B 8800 8801

TIM1\_CCDAT1 006A 8801

Write 8801h in CCDAT1 register

OC1REF=OC1 Match detected on CCDAT1 Interrupt generated if enabled

Figure 10-18 Output Compare Mode, Toggle On OC1

## **10.3.9 PWM Mode**

User can use PWM mode to generate a signal whose duty cycle is determined by the value of the TIMx\_CCDATx register and whose frequency is determined by the value of the TIMx\_AR register. And depends on the value of TIMx CTRL1.CAMSEL, the TIM can generate PWM signal in edge-aligned mode or center-aligned mode.

User can set PWM mode 1 or PWM mode 2 by setting TIMx\_CCMODx. OCxMD=110 or setting TIMx\_CCMODx. OCxMD=111. To enable preload register, user must set corresponding TIMx\_CCMODx.OCxPEN. And then set TIMx CTRL1.ARPEN to auto-reload preload register eventually.

User can set polarity of OCx by setting TIMx\_CCEN.CCxP. To enable the output of OCx, user need to set the combination of the value of CCxEN.

The values of TIMx\_CNT and TIMx\_CCDATx are always compared with each other when the TIM is under PWM mode.

Only if an update event occurs, the preload register will transfer to the shadow register. Therefore user must reset all the registers by setting TIMx EVTGEN.UDGN before the counter starts counting.

### 10.3.9.1 PWM center-aligned mode

If user set TIMx\_CTRL1.CAMSEL equal 01, 10 or 11, the PWM center-aligned mode will be active. The setting of the compare flag depends on the value of TIMx\_CTRL1.CAMSEL. There are three kinds of situation that the compare flag is set, only when the counter counts up, only when the counter counts down, or when the counter counts up and counts down. User should not modified TIMx\_CTRL1.DIR by software, it is updated by hardware.

Examples of center-aligned PWM waveforms is as follow, and the setting of the waveform are: TIMx AR=8, PWM



mode 1, the compare flag is set when the counter counts down corresponding to TIMx CTRL1. CAMSEL=01.




Figure 10-19 Center-Aligned PWM Waveform (AR=8)

When using center-aligned mode, user should pay attention to the following considerations:

- It depends on the value of TIMx\_CTRL1.DIR that the counter counts up or down. Cautions that the DIR and CAMSEL bits should not be changed at the same time.
- User should not write the counter while running in center-aligned mode, otherwise it will cause unexpected results. Here are some example:
  - If the value written into the counter is 0 or is the value of TIMx\_AR, the direction will be updated but the update event will not be generated.
  - If the value written into the counter is greater than the value of auto-reload, the direction will not be updated.
- To be on the safe side, user is suggested setting TIMx\_EVTGEN.UDGN to generate an update by software before starting the counter, and not writing the counter while it is running.

## 10.3.9.2 PWM edge-aligned mode

There are two kinds of configuration in edge-aligned mode, up-counting and down-counting.



#### • Up-counting

User can set TIMx CTRL1.DIR=0 to make counter counts up.

Example for PWM mode1.

When TIMx\_CNT < TIMx\_CCDATx, the reference PWM signal OCxREF is high. Otherwise it will be low. If the compare value in TIMx\_CCDATx is greater than the auto-reload value, the OCxREF will remains 1. Conversely, if the compare value is 0, the OCxREF will remains 0.

When TIMx AR=8, the PWM waveforms are as follow.

Figure 10-20 Edge-Aligned PWM Waveform (APR=8)

#### • Down-counting

User can set TIMx CTRL1.DIR=1 to make counter counts down.

Example for PWM mode1.

When TIMx\_CNT > TIMx\_CCDATx, the reference PWM signal OCxREF is low. Otherwise it will be high. If the compare value in TIMx\_CCDATx is greater than the auto-reload value, the OCxREF will remains 1.

Note: if the nth PWM cycle CCDATx shadow register >= AR value, the shadow register value of CCDATx in the (n+1)th PWM cycle is 0. At the moment when the counter is 0 in the (n+1)th PWM cycle, although the value of the counter = CCDATx shadow register = 0 and OCxREF = '0', no compare event will be generated.



## 10.3.10 One-pulse Mode

In the one-pulse mode (ONEPM), a trigger signal is received, and a pulse t<sub>PULSE</sub> with a controllable pulse width is generated after a controllable delay t<sub>DELAY</sub>. The output mode needs to be configured as output compare mode or PWM mode. After selecting one-pulse mode, the counter will stop counting after the update event UEV is generated.




Figure 10-21 Example Of One-Pulse Mode

The following is an example of a one-pulse mode:

A rising edge trigger is detected from the TI2 input, and a pulse with a width of t<sub>PULSE</sub> is generated on OC1 after a delay of t<sub>DELAY</sub>.

- 1. Counter configuration: count up, counter TIMx\_CNT < TIMx\_CCDAT1 ≤ TIMx\_AR;
- 2. TI2FP2 is mapped to TI2, TIMx\_CCMOD1.CC2SEL= '01'; TI2FP2 is configured for rising edge detection, TIMx\_CCEN.CC2P= '0';
- 3. TI2FP2 acts as the trigger (TRGI) of the slave mode controller and starts the counter, TIMx\_SMCTRL.TSEL= '110', TIMx\_SMCTRL.SMSEL= '110' (trigger mode);
- 4. TIMx\_CCDAT1 writes the count value to be delayed (t<sub>DELAY</sub>), TIMx\_AR TIMx\_CCDAT1 is the count value of the pulse width t<sub>PULSE</sub>;
- 5. Configure TIMx\_CTRL1.ONEPM=1 to enable single pulse mode, configure TIMx\_CCMOD1.OC1MD = '111' to select PWM2 mode;



6. Wait for an external trigger event on TI2, and a one pulse waveform will be output on OC1;

## 10.3.10.1 Special case: OCx fast enable:

In one-pulse mode, an edge is detected through the TIx input, and triggers the start of the counter to count to the comparison value and then output a pulse. These operations limit the minimum delay t<sub>DELAY</sub> that can be achieved.

You can set TIMx\_CCMODx.OCxFEN=1 to turn on OCx fast enable, after triggering the rising edge, the OCxREF signal will be forced to be converted to the same level as the comparison match occurs immediately, regardless of the comparison result. OCxFEN fast enable only takes effect when the channel mode is configured for PWM1 and PWM2 modes.

### 10.3.11 Clearing The Ocxref Signal On An External Event

If user set TIMx\_CCMODx.OCxCEN=1, high level of ETRF input can be used to driven the OCxREF signal to low, and the OCxREF signal will remains low, until the next UEV happens. Only output compare and PWM modes can use this function. This cannot be used when it is in forced mode.

Here is an example for it. To control the current, user can connect the ETR signal to the output of a comparator, and the operation for ETR should be as follow:

- Set TIMx SMCTRL.EXTPS=00 to disable the external trigger prescaler.
- Set TIMx SMCTRL.EXCEN=0 to disable the external clock mode 2.
- Set TIMx\_SMCTRL.EXTP and TIMx\_SMCTRL.EXTF to configure the external trigger polarity and external trigger filter according to the need.

Here is an example for the case that when ETRF input becomes high, the behavior of OCxREF signal for different value of OCxCEN. Timer is set to be in PWM mode in this case.




Figure 10-22 Control Circuit In Reset Mode



### **10.3.12 Debug Mode**

When the microcontroller is in debug mode (the Cortex®-M4F core halted), depending on the DBG\_TIMx\_STOP configuration in the DBG module, the TIMx counter can either continue to work normally or stop. For more details, see Section 22.4.3.

## 10.3.13 TIMx and External Trigger Synchronization

TIMx timers can be synchronized by a trigger in slave modes (reset, trigger and gated).

#### 10.3.13.1 Slave mode: Reset mode

In reset mode, the trigger event can reset the counter and the prescaler updates the preload registers TIMx\_AR, TIMx\_CCDATx, and generates the update event UEV (TIMx\_CTRL1.UPRS=0).

The following is an example of a reset mode:

- 1. Channel 1 is configured as input to detect the rising edge of TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx CCEN.CC1P=0);
- 2. The slave mode is set as reset mode (TIMx\_SMCTRL.SMSEL=100), and the trigger input is selected as TI1 (TIMx\_SMCTRL.TSEL=101);
- 3. Set TIMx CTRL1.CNTEN = 1 to start counter

After starting the timer, when TI1 detects a rising edge, the counter resets and restarts counting, and the trigger flag is set (TIMx STS.TITF=1);

The delay between the rising edge on TI1 and the actual reset of the counter is due to the resynchronization circuit on TI1 input.




Figure 10-23 Control Circuit In Reset Mode



## 10.3.13.2 Slave mode: Trigger mode

In trigger mode, the trigger event (rising edge/falling edge) of the input port can trigger the counter to start counting. The following is an example of a trigger pattern:

- 1. Channel 2 is configured as input to detect the rising edge of TI2 (TIMx\_CCMOD1.CC2SEL=01, TIMx CCEN.CC2P=0);
- 2. Set mode to trigger mode (TIMx\_SMCTRL.SMSEL=110), select TI2 for trigger input (TIMx\_SMCTRL.TSEL=110);

When TI2 detects a rising edge, the counter starts counting, and the trigger flag is set (TIMx\_STS.TITF=1);

The delay between the rising edge on TI2 and the actual start of the counter is due to the resynchronization circuit on TI1 input.




Figure 10-24 Control Circuit In Trigger Mode

#### 10.3.13.3 Slave mode: Gated mode

In gate control mode, the level polarity of the input port can control whether the counter counts.

The following is an example of a gated pattern:

- 1. Channel 1 is configured as input detection active low on TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx\_CCEN.CC1P=1);
- 2. Set the slave mode as the trigger mode (TIMx\_SMCTRL.SMSEL=101), and select TI1 as the trigger input (TIMx\_SMCTRL.TSEL=101);
- 3. Set TIMx CTRL1.CNTEN = 1 to start counter


When TI1 detects that the level changes from low to high, the counter stops counting, and when TI1 detects that the level changes from high to low, the counter starts counting, and the trigger flag will be set when it starts or stops counting (TIMx STS.TITF=1);

The delay between the rising edge on TI1 and the actual stop of the counter is due to the resynchronization circuit on



TI1 input.

Figure 10-25 Control Circuit In Gated Mode



### 10.3.13.4 Slave mode: Trigger Mode + External Clock Mode 2

In reset mode, trigger mode and gate control mode, the counter clock can be set as external clock mode 2, and the ETR signal is used as the external clock source. At this time, the trigger selection needs to be set to non-ETRF (TIMx SMCTRL.TSEL=111).

Here is an example:

- 1. Channel 1 is configured as input to detect the rising edge of TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx CCEN.CC1P=0);
- 2. Enable external clock mode 2 (TIMx\_SMCTRL.EXCEN=1); select rising edge for external trigger polarity (TIMx\_SMCTRL.EXTP=0); select slave mode as trigger mode (TIMx\_SMCTRL.SMSEL=110); select TI1 for trigger input (TIMx\_SMCTRL.TSEL=101);

When TI1 detects a rising edge, the counter starts counting on the rising edge of ETR, and the trigger flag is set (TIMx STS.TITF=1);






Figure 10-26 Control Circuit In Trigger Mode + External Clock Mode2

## **10.3.14** Timer Synchronization

All TIMx timers are internally interconnected to each other. This implementation allows a master timer to provide trigger to reset, start, stop or provide a clock for the other slave timers. The master clock is used for internal counter and can be prescaled. Below figure shows a block diagram of timer interconnection.

The synchronization function does not support dynamic change of the connection. User should configure and enable the slave timer before enabling the master timer's trigger or clock.






Figure 10-27 Block Diagram Of Timer Interconnection

#### 10.3.14.1 Master timer as a prescaler for another timer

Timer 1 as a prescaler for Timer 2. TIM1 is maser, TIM2 is slave.

User needs to do the following steps for this configuration.

- Set TIM1 CTRL2.MMSEL='010' to use the update event of TIM1 as trigger output.
- Configure TIM2 SMCTRL. TSEL= '000' to connect the TRGO of TIM1 to TIM2.
- Configure TIM2\_SMCTRL.SMSEL = '111', so that the slave mode controller will be configured in external clock mode 1.
- Start TIM2 by setting TIM2 CTRL1. CNTEN = '1'.
- Start TIM1 by setting TIM1 CTRL1. CNTEN = '1'.

Note: if user select OCx as the trigger output of TIM1 by configuring MMSEL = 'Ixx', OCx rising edge will be used to drive timer?

#### 10.3.14.2 Master timer to enable another timer

In this example, TIM2 is enabled by the output compare of TIM1. TIM2 counter will start to count after the OC1REF output from TIM1 is high. Both counters are clocked based on CK\_INT via a prescaler divide by 3 is performed ( $f_{CK CNT} = f_{CK INT}/3$ ).

The configuration steps are shown as below.

- Set TIM1 CTRL2.MMSEL='100' to use the OC1REF of TIM1 as trigger output.
- Configure TIM1\_CCMOD1 register to configure the OC1REF output waveform.



- Set TIM2 SMCTRL .TSEL = '000' to connect TIM1 trigger output to TIM2.
- Set TIM2\_SMCTRL .SMSEL= '101' to set TIM2 to gated mode.
- Set TIM2\_CTRL1.CNTEN= '1' to start TIM2.
- Set TIM1 CTRL1.CNTEN= '1' to start TIM1.

Note: the TIM2 clock is not synchronized with the TIM1 clock, this mode only affects the TIM2 counter enable signal.




Figure 10-28 TIM2 Gated By OC1REF Of TIM1

In the next example, it sets the enable of gated TIM2 with enable signal of TIM1, refer to Figure 10-29.

TIM2 counts on the divided internal clock only when TIM1 is enable. Both counters are clocked based on CK\_INT via a prescaler divide by 3 is performed ( $f_{CK CNT} = f_{CK INT}/3$ ).

The configuration steps are shown as below

- Set TIM1\_CTRL2.MMSEL='001' to use the enable signal of TIM1 as trigger output
- Set TIM2 SMCTRL.TSEL = '000' to configure TIM2 to get the trigger input from TIM1
- Set TIM2 SMCTRL.SMSEL = '101' to configure TIM2 in gated mode.
- Set TIM2 CTRL1.CNTEN= '1' to start TIM2.
- Set TIM1 CTRL1.CNTEN= '1' to start TIM1.
- Set TIM1 CTRL1.CNTEN= '0' to stop TIM1.






Figure 10-29 TIM2 Gated By Enable Signal Of TIM1


#### 10.3.14.3 Master timer to start another timer

In this example, we can use update event as trigger source. TIM1 is master, TIM2 is slave.

The configuration steps are shown as below:

- Set TIM1 CTRL2.MMSEL='010' to use the update event of TIM1 as trigger output
- Configure TIM1 AR register to set the output period.
- Set TIM2 SMCTRL .TSEL= '000' to connect TIM1 trigger output to TIM2.
- Set TIM2\_SMCTRL. SMSEL = '110' to set TIM2 to trigger mode.
- Set TIM1 CTRL1.CNTEN=1 to start TIM1.

Figure 10-30 Trigger TIM2 With An Update Of TIM1





## 10.3.14.4 Start 2 timers synchronously using an external trigger

In this example, TIM1 is enabled when TIM1's TI1 input rises, and TIM2 is enabled when TIM1 is enabled. To ensure the alignment of counters, TIM1 must be configured in master/slave mode. For TI1, TIM1 is the slave; for TIM2, TIM1 is the master.

The configuration steps are shown as below:

- Set TIM1.MMSEL = '001' to use the enable signal as trigger output
- Set TIM1 SMCTRL.TSEL = '100' to configure the TIM1 to slave mode and receive the trigger input of TI1.
- Set TIM1 SMCTRL .SMSEL = '110' to configure TIM1 to trigger mode.
- Set TIM1\_SMCTRL .MSMD = '1' to configure TIM1 to master/slave mode.
- Set TIM2 SMCTRL .TSEL = '000' to connect TIM1 trigger output to TIM2.
- Set TIM2 SMCTRL.SMSEL = '110' to configure TIM2 to trigger mode.

When TI1 rising edge arrives, both timers start counting synchronously according to the internal clock, and both TITF flags are set simultaneously.

The following figure shows a delay between CNTEN and CK PSC of TIM1 in master/slave mode.




Figure 10-31 Triggers Timers 1 And 2 Using The TI1 Input Of TIM1

#### 10.3.15 Encoder Interface Mode

The encoder uses two inputs TI1 and TI2 as an interface. And the counter counts on every edge change on TI1FP1 or TI2FP2. The counting direction is automatically controlled by hardware TIMx\_CTRL1.DIR. There are three types of encoder counting modes:

1. The counter only counts on the edge of TI1, TIMx SMCTRL.SMSEL = '001';



- 2. The counter only counts on the edge of TI2, TIMx SMCTRL.SMSEL ='010';
- 3. The counter counts on both TI1 and TI2 edges, TIMx SMCTRL.SMSEL = '011';

The encoder interface is equivalent to using an external clock with direction selection, and the counter only counts continuously between 0 and the auto-reload value (TIMx\_AR.AR [15:0]). Therefore, it is necessary to configure the auto-reload register TIMx\_AR in advance.

Note: encoder mode and external clock mode 2 are not compatible and must not be selected together.

The relationship between the counting direction and the encoder signal is shown in Table 10-1:

**Table 10-1 Counting Direction Versus Encoder Signals** 

	Level on Opposite Signals	TI1FP1	Signal	TI2FP2	Signal
Active edge	(TI1FP1 for TI2,	Rising	Falling	Rising	Falling
	TI2FP2 for TI1)				
Counting only at TI1	High	Counting down	Counting up	Don't count	Don't count
	Low	Counting up	Counting down	Don't count	Don't count
Counting only at TI2	High	Don't count	Don't count	Counting up	Counting down
	Low	Don't count	Don't count	Counting down	Counting up
Counting on	High	Counting down	Counting up	Counting up	Counting down
TI1 and TI2	Low	Counting up	Counting down	Counting down	Counting up

Here is an example of an encoder with dual edges triggering selected to suppress input jitter:

- 1. IC1FP1 is mapped to TI1 (TIMx CCMOD1.CC1SEL= '01'), IC1FP1 is not inverted (TIMx CCEN.CC1P= '0');
- 2. IC1FP2 is mapped to TI2 (TIMx CCMOD2.CC2SEL= '01'), IC2FP2 is not inverted (TIMx CCEN.CC2P= '0');
- 3. The input is valid on both rising and falling edges (TIMx SMCTRL.SMSEL = '011');
- 4. Enable counter TIMx\_CTRL1.CNTEN= '1';






Figure 10-32 Example Of Counter Operation In Encoder Interface Mode

The following figure shows the example of counter behavior when IC1FP1 polarity is inverted (CC1P= '1', other configurations are the same as above)




Figure 10-33 Encoder Interface Mode Example With IC1FP1 Polarity Inverted

## 10.3.16 Interfacing With Hall Sensor

Please refer to Section 9.3.20.



# 10.4 TIMx Register Description(x=2, 3, 4 And 5)

For abbreviations used in registers, see Section 1.1

These peripheral registers can be operated as half word (16-bits) or one word (32-bits).

## 10.4.1 Register Overview

**Table 10-2 Register Overview** 

Offset	Danistan	31 30 30 30 30 30 30 30 30 30 30 30 30 30	15	14	13	12	=	10	6	∞	7	9	2	4	3	2	_	0
Offset	Register		_	-	1	1	1	1	5	~	(-			7	(.,	.,	_	_
000h	TIMx_CTRL1	Reserved	CLRSEL	C4SEL	C3SEL	C2SEL	CISEL	Reserved	CLKD[1:0]	,	ARPEN	CAMSEL[1:0]		DIR	ONEPM	UPRS	UPDIS	CNTEN
	Reset Value		0	0	0	0	0		0	0	0	0	0	0	0	0	0	0
004h	TIMx_CTRL2	Reserved						ETRSEL				MMSEL[2:0]	CCDSEL		22			
	Reset Value									0	0	0	0	0	0			
008h	TIMx_SMCTRL	Reserved	EXTP	EXCEN	to Hourva	EAIF5[1:0]		to carriera	EA1F[5:0]		MSMD		TSEL[2:0]		Reserved		SMSELEL[2:0]	
	Reset Value		0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
00Ch	TIMx_DINTEN	Reserved		TDEN	Reserved	CC4DEN	CC3DEN	CC2DEN	CCIDEN	UDEN	Reserved	TIEN	Reserved	CC4IEN	CC3IEN	CC2IEN	CCIIEN	UIEN
	Reset Value			0		0	0	0	0	0		0	-	0	0	0	0	0
010h	TIMx_STS	Reserved				CC40CF	CC3OCF	CC2OCF	CCIOCF	Dogganiad	Keserved	TITF	Reserved	CC4ITF	CC3ITF	CC2ITF	CCIITF	UDITE
	Reset Value					0	0	0	0			0		0	0	0	0	0
014h	TIMx_EVTGEN	Reserved										LGN	Reserved	cC4GN	CC3GN	cC2GN	CCIGN	UDGN
	Reset Value  TIMx_CCMOD1 Output comparison mode	Reserved	OC2CEN		OC2MD[2:0]		OC2PEN	OC2FEN	CC2SEL[1:0]	'	OCICEN	0	OC1MD[2:0]	0	OCIPEN	OCIFEN 0	0 CC1SFI [1:0]	0
018h	Reset Value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TIMx_CCMOD1 Input capture mode	Reserved		to estreon	IC2F[3:0]		[0.1308C71	1C2F3C[1:0]	CC2SEL[1:0]	1		IC1Ff3:01			10.1355131	[0:1]3c[1:0]	CC1SE1[1-0]	
	Reset Value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01Ch	TIMx_CCMOD2 Output comparison mode	Reserved	OC4CEN		OC4M[2:0]		OC4PEN	OC4FEN	CC4SEL[1:0]		OC3CEN		OC3M[2:0]		OC3PEN	OC3FEN	CC3SFL[1-0]	
	Reset Value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01Ch	TIMx_CCMOD2 Input capture mode	Reserved		20 California	IC4F[3:0]		ICAB&CEI.01	ic4rac[1:0]	CC4SEL[1:0]			IC3F[3:0]	[acc]		10308011.01	[6:1]26[1:0]	CC3SEL[1]-0]	
	Reset Value		0	0	0	0	0	0		0	0	0	0	0	0	0	0	0
020h	TIMx_CCEN  Reset Value	Reserved			o CC4P	o CC4EN	Document	Keserved	o CC3P	o CC3EN	Document	Neserved	o CC2P	o CC2EN	Document	Nesel ved	o CC1P	o CCIEN
024h	TIMx CNT	Reserved				,					[15:0]		- 1	-			-	_
									·	- L	]							




0.00		1 – 1	0 0	~	N 10	10			۵.		_	~	_	20	10	+		-2	_						T		Т			T _
Offset	Register	31	30	28	27	25	24	23	22	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	-	0
	Reset Value														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
028h	TIMx_PSC		Reserved														PSC[	15:0]												
	Reset Value														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
02Ch	TIMx_AR						Re	eserved														AR[	15:0]							
	Reset Value														1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
030h												Re	served																	
034h	TIMx_CCDAT1						Da	served													C	CDAT	Γ1[15:	:0]						
03411	Reset Value						ΙCC	serveu							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
038h	TIMx_CCDAT2						D.o	served													C	CDAT	Γ2[15:	[0:						
03811	Reset Value						RC	sci ved							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
03Ch	TIMx_CCDAT3						Re	served													C	CDAT	Γ3[15:	[0]						
05011	Reset Value							.ser rea							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
040h	TIMx_CCDAT4						Re	served													_		[4[15:	_						
	Reset Value														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
044h												Re	served																	
048h	TIMx_DCTRL  Reset Value								Reserved									0	DB:	LEN[	4:0]	0		Reserved		0	DBA	ADDR	[4:0] 0	0
04Ch	TIMx_DADDR						Re	served												. <u> </u>			T[15:0	0]				Ŭ		. ~
0.01	Reset Value		Reserved						0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0									0												

# 10.4.2 Control Register 1 (TIMx\_CTRL1)

Offset address: 0x00

Reset value: 0x0000 0000



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15	CLRSEL	OCxREF clear selection
		0: Select the external OCxREF clear from ETR
		1: Select the internal OCxREF clear from comparator
		Note: not for TIM5.
14	C4SEL	Channel 4 Selection
		0: Select external CH4 (from IOM) signal
		1: Select internal CH4 (from HSE/128) signal
		Note: this is only for TIM2. For TIM3, TIM4 and TIM5, it is always from IOM.
13	C3SEL	Channel 3 Selection
		0: Select external CH3 (from IOM) signal
		1: Select internal CH3 (from LSI) signal




Bit Field	Name	Description
		Note: this is only for TIM2. For TIM3, TIM4 and TIM5, it is always from IOM.
12	C2SEL	Channel 2 Selection
		0: Select external CH2 (from IOM) signal
		1: Select internal CH2 (from LSE) signal
		Note: this is only for TIM2. For TIM3, TIM4 and TIM5, it is always from IOM.
11	C1SEL	Channel 1 selection
		0: Select external CH1 signal from IOM
		1: Select internal CH1 signal from COMP
10	Reserved	Reserved, the reset value must be maintained
9:8	CLKD[1:0]	Clock division
		CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and t <sub>DTS</sub> (clock used
		for dead-time generator and digital filters (ETR, TIx))
		$00: t_{DTS} = t_{CK\_INT}$
		$01: t_{DTS} = 2 \times t_{CK\_INT}$
		$10: t_{DTS} = 4 \times t_{CK\_INT}$
		11: Reserved, do not use this configuration
7	ARPEN	ARPEN: Auto-reload preload enable
		0: Shadow register disable for TIMx_AR register
		1: Shadow register enable for TIMx_AR register
6:5	CAMSEL[1:0]	Center-aligned mode selection
		00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.
		01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when down-counting.
		10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when up-counting.
		11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when up-counting or down-counting.
		Note: switching from edge-aligned mode to center-aligned mode is not allowed when the
		counter is still enabled (TIMx_CTRL1.CNTEN = 1).
4	DIR	Direction
		0: Up-counting
		1: Down-counting
		Note: this bit is read-only when the counter is configured in center-aligned mode or encoder
		mode.
3	ONEPM	One-pulse mode
		0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.
		1: Enable one-pulse mode, the counter stops counting when the next update event occurs
		(clearing TIMx_CTRL1.CNTEN bit)
2	UPRS	Update request source
		This bit is used to select the UEV event sources by software.
		0: If update interrupt or DMA request is enabled, any of the following events will generate an
		update interrupt or DMA request:



Bit Field	Name	Description
		- Counter overflow/underflow
		The TIMx_EVTGEN.UDGN bit is set
		Update generation from the slave mode controller
		1: If update interrupt or DMA request is enabled, only counter overflow/underflow will
		generate update interrupt or DMA request
1	UPDIS	Update disable
		This bit is used to enable/disable the Update event (UEV) events generation by software.
		0: Enable UEV. And UEV will be generated if one of following condition been fulfilled:
		Counter overflow/underflow
		The TIMx_EVTGEN.UDGN bit is set
		Update generation from the slave mode controller
		Shadow registers will update with preload value.
		1: UEV disabled. No update event is generated, and the shadow registers (AR, PSC, and
		CCDATx) keep their values. If the TIMx_EVTGEN.UDGN bit is set or a hardware reset is
		issued by the slave mode controller, the counter and prescaler are reinitialized.
0	CNTEN	Counter Enable
		0: Disable counter
		1: Enable counter
		Note: external clock, gating mode and encoder mode can only work after
		TIMx_CTRL1.CNTEN bit is set in the software. Trigger mode can automatically set
		TIMx_CTRL1.CNTEN bit by hardware.

# 10.4.3 Control Register 2 (TIMx\_CTRL2)

Offset address: 0x04 Reset value: 0x0000



Bit Field	Name	Description
15:9	Reserved	Reserved, the reset value must be maintained
8	ETRSEL	External Triggered Selection storage (ETR Selection)
		0: Select external ETR (from IOM) signal;
		1: Reserved
		Note: not for TIM5, that is, the ETR of TIM5 can not connect to external input.
7	TI1SEL	TI1 selection
		0: TIMx_CH1 pin connected to TI1 input.
		1: TIMx_CH1, TIMx_CH2, and TIMx_CH3 pins are XOR connected to the TI1 input.




Bit Field	Name	Description
6:4	MMSEL[2:0]	Master Mode Selection
		These 3 bits (TIMx_CTRL2. MMSEL [2:0]) are used to select the synchronization information
		(TRGO) sent to the slave timer in the master mode. Possible combinations are as follows:
		000: Reset –When the TIMx_EVTGEN.UDGN is set or a reset is generated by the slave mode
		controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed
		compared to the actual reset.
		001: Enable - The TIMx_CTRL1.CNTEN bit is used as the trigger output (TRGO). Sometimes
		you need to start multiple timers at the same time or enable slave timer for a period of time.
		The counter enable signal is set when TIMx_CTRL1.CNTEN bit is set or the trigger input in
		gated mode is high.
		When the counter enable signal is controlled by the trigger input, there is a delay on TRGO
		except if the master/slave mode is selected (see the description of the TIMx_SMCTRL.MSMD
		bit).
		010: Update - The update event is selected as the trigger output (TRGO). For example, a master
		timer clock can be used as a slave timer prescaler.
		011: Compare pulse - Triggers the output to send a positive pulse (TRGO) when the
		TIMx_STS.CC1ITF is to be set (even if it is already high), when a capture or a comparison
		succeeds.
		100: Compare - OC1REF signal is used as the trigger output (TRGO).
		101: Compare - OC2REF signal is used as the trigger output (TRGO).
		110: Compare - OC3REF signal is used as the trigger output (TRGO).
		111: Compare - OC4REF signal is used as the trigger output (TRGO).
3	CCDSEL	Capture/compare DMA selection
		0: When a CCx event occurs, a DMA request for CCx is sent.
		1: When an update event occurs, a DMA request for CCx is sent.
2:0	Reserved	Reserved, the reset value must be maintained

# 10.4.4 Slave Mode Control Register (TIMx\_SMCTRL)

Offset address: 0x08

Reset value: 0x0000



Bit	Name	Description
Field		
15	EXTP	External trigger polarity
		This bit is used to select whether the trigger operation is to use ETR or the inversion of ETR.
		0: ETR active at high level or rising edge.
		1: ETR active at low level or falling edge.
14	EXCEN	External clock enable



Bit	Name	Description						
Field								
		This bit is used to enable external clock mode 2, and the counter is driven by any active edge on						
		the ETRF signal in this mode.						
		0: External clock mode 2 disable.						
		1: External clock mode 2 enable.						
		Note 1: When external clock mode 1 and external clock mode 2 are enabled at the same time, the						
		input of the external clock is ETRF.						
		Note 2: The following slave modes can be used simultaneously with external clock mode 2: reset						
		mode, gated mode and trigger mode; However, TRGI cannot connect to ETRF						
		$(TIMx\_SMCTRL.TSEL \neq '111').$						
		Note 3: Setting the TIMx_SMCTRL.EXCEN bit has the same effect as selecting external clock						
		mode 1 and connecting TRGI to ETRF (TIMx_SMCTRL.SMSEL = 111 and TIMx_SMCTRL.TSEL						
		= 111).						
13:12	EXTPS[1:0]	External trigger prescaler						
		The frequency of the external trigger signal ETRP must be at most 1/4 of TIMxCLK frequency.						
		When a faster external clock is input, a prescaler can be used to reduce the frequency of ETRP.						
		00: Prescaler disable						
		01: ETRP frequency divided by 2						
		10: ETRP frequency divided by 4						
		11: ETRP frequency divided by 8						
11:8	EXTF[3:0]	External trigger filter						
		These bits are used to define the frequency at which the ETRP signal is sampled and the						
		bandwidth of the ETRP digital filtering. In effect, the digital filter is an event counter that						
		generates a validate output after consecutive N events are recorded.						
		0000: No filter, sampling at f <sub>DTS</sub>						
		0001: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 2$						
		0010: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 4$						
		0011: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 8$						
		0100: $f_{SAMPLING} = f_{DTS}/2$ , $N = 6$						
		0101: $f_{SAMPLING} = f_{DTS}/2$ , $N = 8$						
		0110: $f_{SAMPLING} = f_{DTS}/4$ , $N = 6$						
		0111: $f_{SAMPLING} = f_{DTS}/4$ , $N = 8$						
		1000: $f_{SAMPLING} = f_{DTS}/8$ , $N = 6$						
		$1001: f_{SAMPLING} = f_{DTS}/8, N = 8$						
		$1010: f_{SAMPLING} = f_{DTS}/16, N = 5$						
		1011: $f_{SAMPLING} = f_{DTS}/16$ , $N = 6$						
		1100: $f_{SAMPLING} = f_{DTS}/16$ , $N = 8$						
		1101: $f_{SAMPLING} = f_{DTS}/32$ , $N = 5$						
		1110: $f_{SAMPLING} = f_{DTS}/32$ , $N = 6$						
		1111: $f_{SAMPLING} = f_{DTS}/32$ , $N = 8$						
7	MSMD	Master/ Slave mode						
		0: No action						



Bit	Name	Description
Field		
		1: Events on the trigger input (TRGI) are delayed to allow a perfect synchronization between the
		current timer (via TRGO) and its slaves. This is useful when several timers are required to be
		synchronized to a single external event.
6:4	TSEL[2:0]	Trigger selection
		These 3 bits are used to select the trigger input of the synchronous counter.
		000: Internal trigger 0 (ITR0) 100: TI1 edge detector (TI1F_ED)
		001: Internal trigger 1 (ITR1) 101: Filtered timer input 1(TI1FP1)
		010: Internal trigger 2 (ITR2) 110: Filtered timer input 2 (TI2FP2)
		011: Internal trigger 3 (ITR3) 111: External triggered Input (ETRF)
		For more details on ITRx, see Table 10-3 below.
		Note: these bits must be changed only when not in use (e. g. TIMx_SMCTRL.SMSEL=000) to
		avoid false edge detection at the transition.
3	Reserved	Reserved, the reset value must be maintained
2:0	SMSEL[2:0]	Slave mode selection
		When an external signal is selected, the active edge of the trigger signal (TRGI) is linked to the
		selected external input polarity (see input control register and control register description)
		000: Disable slave mode. If TIMx_CTRL1.CNTEN = 1, the prescaler is driven directly by the
		internal clock.
		001: Encoder mode 1. According to the level of TI2FP2, the counter up-counting or down-
		counting on the edge of TI1FP1.
		010: Encoder mode 2. According to the level of TI1FP1, the counter up-counting or down-
		counting on the edge of TI2FP2.
		011: Encoder mode 3. According to the input level of another signal, the counter up-counting or
		down-counting on the edges of TI2FP1 and TI2FP2.
		100: Reset mode. On the rising edge of the selected trigger input (TRGI), the counter is
		reinitialized and the shadow register is updated.
		101: Gated mode. When the trigger input (TRGI) is high, the clock of the counter is enabled. Once
		the trigger input becomes low, the counter stops counting, but is not reset. In this mode, the start
		and stop of the counter are controlled.
		110: Trigger mode. When a rising edge occurs on the trigger input (TRGI), the counter is started
		but not reset. In this mode, only the start of the counter is controlled.
		111: External clock mode 1. The counter is clocked by the rising edge of the selected trigger input
		(TRGI).
		Note: do not use gated mode if TIIF_ED is selected as the trigger input
		(TIMx_SMCTRL.TSEL=100). This is because TI1F_ED outputs a pulse for each TI1F transition,
		whereas gated mode checks the level of the triggered input.

### **Table 10-3 Timx Internal Trigger Connection**

Slave Timer	ITR0 (TSEL = 000)	ITR1 (TSEL = 001)	ITR2 (TSEL = 010)	ITR3 (TSEL = $011$ )	
TIM2	TIM1	TIM8	TIM3	TIM4	



TIM3	TIM1	TIM2	TIM5	TIM4
TIM4	TIM1	TIM2	TIM3	TIM8
TIM5	TIM2	TIM3	TIM4	TIM8

## 10.4.5 DMA/Interrupt Enable Registers (TIMx\_DINTEN)

Offset address: 0x0C Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	TDEN	Reserved	CC4DEN	CC3DEN	CC2DEN	CCIDEN	UDEN	Reserved	TIEN	Reserved	CC4IEN	CC3IEN	CC2IEN	CC1IEN	UIEN
	rw		rw	rw	rw	rw	rw		rw		rw	rw	rw	rw	rw

Bit Field	Name	Description
15	Reserved	Reserved, the reset value must be maintained
14	TDEN	Trigger DMA request enable
		0: Disable trigger DMA request
		1: Enable trigger DMA request
13	Reserved	Reserved, the reset value must be maintained
12	CC4DEN	Capture/Compare 4 DMA request enable
		0: Disable capture/compare 4 DMA request
		1: Enable capture/compare 4 DMA request
11	CC3DEN	Capture/Compare 3 DMA request enable
		0: Disable capture/compare 3 DMA request
		1: Enable capture/compare 3 DMA request
10	CC2DEN	Capture/Compare 2 DMA request enable
		0: Disable capture/compare 2 DMA request
		1: Enable capture/compare 2 DMA request
9	CC1DEN	Capture/Compare 1 DMA request enable
		0: Disable capture/compare 1 DMA request
		1: Enable capture/compare 1 DMA request
8	UDEN	Update DMA request enable
		0: Disable update DMA request
		1: Enable update DMA request
7	Reserved	Reserved, the reset value must be maintained
6	TIEN	Trigger interrupt enable
		0: Disable trigger interrupt
		1: Enable trigger interrupt
5	Reserved	Reserved, the reset value must be maintained
4	CC4IEN	Capture/Compare 4 interrupt enable
		0: Disable capture/compare 4 interrupt
		1: Enable capture/compare 4 interrupt
3	CC3IEN	Capture/Compare 3 interrupt enable
		0: Disable capture/compare 3 interrupt



Bit Field	Name	Description
		1: Enable capture/compare 3 interrupts
2	CC2IEN	Capture/Compare 2 interrupt enable
		0: Disable capture/compare 2 interrupt
		1: Enables capture/compare 2 interrupts
1	CC1IEN	Capture/Compare 1 interrupt enable
		0: Disable capture/compare 1 interrupt
		1: Enables capture/comparing 1 interrupt
0	UIEN	Update interrupt enable
		0: Disable update interrupt
		1: Enables update interrupt

# 10.4.6 Status Registers (TIMx\_STS)

Offset address: 0x10 Reset value: 0x0000

15		13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved		CC4OCF	CC3OCF	CC2OCF	CC10CF	Rese	rved	TITF	Reserved	CC4ITF	CC3ITF	CC2ITF	CC1ITF	UDITF
			rc w0	rc w0	rc w0	rc w0			rc w0		rc w0	rc w0	rc w0	rc w0	rc w0

Bit Field	Name	Description
15:13	Reserved	Reserved, the reset value must be maintained
12	CC4OCF	Capture/Compare 4 overcapture flag
		See TIMx_STS.CC1OCF description.
11	CC3OCF	Capture/Compare 3 overcapture flag
		See TIMx_STS.CC1OCF description.
10	CC2OCF	Capture/Compare 2 overcapture flags
		See TIMx_STS.CC1OCF description.
9	CC1OCF	Capture/Compare 1 overcapture flag
		This bit is set by hardware only when the corresponding channel is configured in input capture
		mode. Cleared by software writing 0.
		0: No overcapture occurred
		1: TIMx_STS.CC1ITF was already set when the value of the counter has been captured in the
		TIMx_CCDAT1 register.
8:7	Reserved	Reserved, the reset value must be maintained
6	TITF	Trigger interrupt flag
		This bit is set by hardware when an active edge is detected on the TRGI input when the slave
		mode controller is in a mode other than gated. This bit is set by hardware when any edge in
		gated mode is detected. This bit is cleared by software.
		0: No trigger event occurred
		1: Trigger interrupt occurred



Bit Field	Name	Description
5	Reserved	Reserved, the reset value must be maintained
4	CC4ITF	Capture/Compare 4 interrupt flag
		See TIMx_STS.CC1ITF description.
3	CC3ITF	Capture/Compare 3 interrupt flag
		See TIMx_STS.CC1ITF description.
2	CC2ITF	Capture/Compare 2 interrupt flag
		See TIMx_STS.CC1ITF description.
1	CC1ITF	Capture/Compare 1 interrupt flag
		When the corresponding channel of CC1 is in output mode:
		Except in center-aligned mode, this bit is set by hardware when the counter value is the same as
		the compare value (see TIMx_CTRL1.CAMSEL bit description). This bit is cleared by
		software.
		0: No match occurred.
		1: The value of TIMx_CNT is the same as the value of TIMx_CCDAT1.
		When the value of TIMx_CCDAT1 is greater than the value of TIMx_AR, the
		TIMx_STS.CC1ITF bit will go high if the counter overflows (in up-counting and up/down-
		counting modes) and underflows in down-counting mode.
		When the corresponding channel of CC1 is in input mode:
		This bit is set by hardware when the capture event occurs. This bit is cleared by software or by
		reading TIMx_CCDAT1.
		0: No input capture occurred.
		1: Input capture occurred. Counter value has captured in the TIMx_CCDAT1. An edge with the
		same polarity as selected has been detected on IC1.
0	UDITF	Update interrupt flag
		This bit is set by hardware when an update event occurs under the following conditions:
		- When TIMx_CTRL1.UPDIS = 0, overflow or underflow (An update event is generated).
		- When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and set the
		TIMx_EVTGEN.UDGN bit by software to reinitialize the CNT.
		- When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and the counter CNT is
		reinitialized by the trigger event. (See TIMx_SMCTRL Register description)
		This bit is cleared by software.
		0: No update event occurred
		1: Update interrupt occurred

# 10.4.7 Event Generation Registers (TIMx\_EVTGEN)

Offset address: 0x14 Reset values: 0x0000





Bit Field	Name	Description
15: 7	Reserved	Reserved, the reset value must be maintained
6	TGN	Trigger generation
		This bit can generate a trigger event when set by software. And at this time TIMx_STS.TITF =
		1, if the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA
		will be generated. This bit is automatically cleared by hardware.
		0: No action
		1: Generated a trigger event
5	Reserved	Reserved, the reset value must be maintained
4	CC4GN	Capture/Compare 4 generation
		See TIMx_EVTGEN.CC1GN description.
3	CC3GN	Capture/Compare 3 generation
		See TIMx_EVTGEN.CC1GN description.
2	CC2GN	Capture/Compare 2 generation
		See TIMx_EVTGEN.CC1GN description.
1	CC1GN	Capture/Compare 1 generation
		This bit can generate a capture/compare event when set by software. This bit is automatically
		cleared by hardware.
		When the corresponding channel of CC1 is in output mode:
		The TIMx_STS.CC1ITF flag will be pulled high, if the corresponding interrupt and DMA are
		enabled, the corresponding interrupt and DMA will be generated.
		When the corresponding channel of CC1 is in input mode:
		TIMx_CCDAT1 will capture the current counter value, and the TIMx_STS.CC1ITF flag will be
		pulled high, if the corresponding interrupt and DMA are enabled, the corresponding interrupt
		and DMA will be generated. If The IMx_STS.CC1ITF is already pulled high, pull
		TIMx_STS.CC1OCF high.
		0: No action
		1: Generated a CC1 capture/compare event
0	UDGN	Update generation
		This bit can generate an update event when set by software. And at this time the counter will be
		reinitialized, the prescaler counter will be cleared, the counter will be cleared in center-aligned or up-
		counting mode, but take TIMx_AR in down-counting mode the value of the register. This bit is
		automatically cleared by hardware.
		0: No action
		1: Generated an update event

## 10.4.8 Capture/Compare Mode Register 1 (TIMx\_CCMOD1)

Offset address: 0x18 Reset value: 0x0000

Channels can be used for input (capture mode) or output (compare mode), and the direction of the channel is defined by the corresponding CCxSEL bit. The other bits of the register act differently in input and output modes. OCx describes the function of a channel in output mode, ICx describes the function of a channel in input mode. Hence,



please note that the same bit can have different meanings for output mode and for input mode.

### Output compare mode:




Bit Field	Name	Description
15	OC2CEN	Output Compare 2 clear enable
14:12	OC2MD[2:0]	Output Compare 2 mode
11	OC2PEN	Output Compare 2 preload enable
10	OC2FEN	Output Compare 2 fast enable
9:8	CC2SEL[1:0]	Capture/compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active
		when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC2SEL is writable only when the channel is off ( $TIMx\_CCEN.CC2EN = 0$ ).
7	OC1CEN	Output Compare 1 clear enable
		0: OC1REF is not affected by ETRF input level
		1: OC1REF is cleared immediately when the ETRF input level is detected as high
6:4	OC1MD[2:0]	Output Compare 1 mode
		These bits are used to manage the output reference signal OC1REF, which determines the
		values of OC1 and OC1N, and is valid at high levels, while the active levels of OC1 and
		OC1N depend on the TIMx_CCEN.CC1P and TIMx_CCEN.CC1NP bits.
		000: Frozen. Comparison between TIMx_CCDAT1 register and counter TIMx_CNT has no
		effect on OC1REF signal.
		001: Set channel 1 to the active level on match. When TIMx_CCDAT1 = TIMx_CNT,
		OC1REF signal will be forced high.
		010: Set channel 1 as inactive level on match. When TIMx_CCDAT1 = TIMx_CNT,
		OC1REF signal will be forced low.
		011: Toggle. When TIMx_CCDAT1 = TIMx_CNT, OC1REF signal will be toggled.
		100: Force to inactive level. OC1REF signal is forced low.
		101: Force to active level. OC1REF signal is forced high.
		110: PWM mode 1 - In up-counting mode, if TIMx_CNT < TIMx_CCDAT1, OC1REF signal
		of channel 1 is high, otherwise it is low. In down-counting mode, if TIMx_CNT >
		TIMx_CCDAT1, OC1REF signal of channel 1 is low, otherwise it is high.
		111: PWM mode 2 - In up-counting mode, if TIMx_CNT < TIMx_CCDAT1, OC1REF signal
		of channel 1 is low, otherwise it is high. In down-counting mode, if TIMx_CNT >
		TIMx_CCDAT1, OC1REF signal of channel 1 is high, otherwise it is low.
		Note 1: In PWM mode 1 or PWM mode 2, the OCIREF level changes only when the
		comparison result changes or when the output compare mode is switched from frozen mode to



Bit Field	Name	Description
		PWM mode.
3	OC1PEN	Output Compare 1 preload enable
		0: Disable preload function of TIMx CCDAT1 register. Supports write operations to
		TIMx CCDAT1 register at any time, and the written value is effective immediately.
		1: Enable preload function of TIMx CCDAT1 register. Only read and write operations to
		preload registers. When an update event occurs, the value of TIMx_CCDAT1 is loaded into
		the active register.
		Note 1: Only when TIMx_CTRL1.ONEPM = 1(In one-pulse mode), PWM mode can be used
		without verifying the preload register, otherwise no other behavior can be predicted.
2	OC1FEN	Output Compare 1 fast enable
		This bit is used to speed up the response of the CC output to the trigger input event.
		0: CC1 behaves normally depending on the counter and CCDAT1 values, even if the trigger is
		ON. The minimum delay for activating CC1 output when an edge occurs on the trigger input
		is 5 clock cycles.
		1: An active edge of the trigger input acts like a comparison match on CC1 output. Therefore,
		OC is set to the comparison level regardless of the comparison result. The delay time for
		sampling the trigger input and activating the CC1 output is reduced to 3 clock cycles.
		OCxFEN only works if the channel is configured in PWM1 or PWM2 mode.
1: 0	CC1SEL[1:0]	Capture/compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channels are configured as inputs and IC1 is mapped to TRC. This mode is only
		active when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off ( $TIMx\_CCEN.CC1EN = 0$ ).

## Input capture mode:



Bit Field	Name	Description
15:12	IC2F[3:0]	Input Capture 2 Filter
11:10	IC2PSC[1:0]	Input Capture 2 Prescaler



Bit Field	Name	Description
9:8	CC2SEL[1:0]	Capture/Compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC2SEL is writable only when the channel is off ( $TIMx\_CCEN.CC2EN = 0$ ).
7:4	IC1F[3:0]	Input Capture 1 filter
		These bits are used to define sampling frequency of TI1 input and the length of digital filter. The
		digital filter is an event counter that generates an output transition after N events are recorded.
		0000: No filter, sampling at f <sub>DTS</sub> frequency
		0001: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 2$
		0010: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 4$
		0011: $f_{SAMPLING} = f_{CK\_INT}$ , $N = 8$
		0100: $f_{SAMPLING} = f_{DTS}/2$ , $N = 6$
		0101: $f_{SAMPLING} = f_{DTS}/2$ , $N = 8$
		0110: $f_{SAMPLING} = f_{DTS}/4$ , $N = 6$
		0111: $f_{SAMPLING} = f_{DTS}/4$ , $N = 8$
		1000: $f_{SAMPLING} = f_{DTS}/8$ , $N = 6$
		1001: $f_{SAMPLING} = f_{DTS}/8$ , $N = 8$
		1010: $f_{SAMPLING} = f_{DTS}/16$ , $N = 5$
		1011: $f_{SAMPLING} = f_{DTS}/16$ , $N = 6$
		1100: $f_{SAMPLING} = f_{DTS}/16$ , N = 8
		1101: $f_{SAMPLING} = f_{DTS}/32$ , $N = 5$
		1110: $f_{SAMPLING} = f_{DTS}/32$ , $N = 6$
		1111: $f_{SAMPLING} = f_{DTS}/32$ , $N = 8$
3:2	IC1PSC[1:0]	Input Capture 1 prescaler
		These bits are used to select the ratio of the prescaler for IC1 (CC1 input).
		When $TIMx_CCEN.CC1EN = 0$ , the prescaler will be reset.
		00: No prescaler, capture is done each time an edge is detected on the capture input
		01: Capture is done once every 2 events
		10: Capture is done once every 4 events
		11: Capture is done once every 8 events
1:0	CC1SEL[1:0]	Capture/Compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channel is configured as input, IC1 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off ( $TIMx\_CCEN.CC1EN = 0$ ).




## 10.4.9 Capture/Compare Mode Register 2 (TIMx\_CCMOD2)

Offset address: 0x1C

Reset value: 0x0000


See the description of the CCMOD1 register above

### Output comparison mode:



Bit Field	Name	Description
15	OC4CEN	Output compare 4 clear enable
14:12	OC4MD[2:0]	Output compare 4 mode
11	OC4PEN	Output compare 4 preload enable
10	OC4FEN	Output compare 4 fast enable
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: $CC4SEL$ is writable only when the channel is off $(TIMx\_CCEN.CC4EN = 0)$ .
7	OC3CEN	Output compare 3 clear enable
6:4	OC3MD[2:0]	Output compare 3 mode
3	OC3PEN	Output compare 3 preload enable
2	OC3FEN	Output compare 3 fast enable
1:0	CC3SEL[1:0]	Capture/Compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).

### Input capture mode:






Bit Field	Name	Description
15:12	IC4F[3:0]	Input Capture 4 filter
11:10	IC4PSC[1:0]	Input Capture 4 Prescaler
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: $CC4SEL$ is writable only when the channel is off $(TIMx\_CCEN.CC4EN = 0)$ .
7:4	IC3F[3:0]	Input Capture 3 filter
3:2	IC3PSC[1:0]	Input Capture 3 Prescaler
1:0	CC3SEL[1:0]	Capture/compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).

# 10.4.10 Capture/Compare Enable Registers (TIMx\_CCEN)

Offset address: 0x20 Reset value: 0x0000



Bit Field	Name	Description
15:14	Reserved	Reserved, the reset value must be maintained.
13	CC4P	Capture/Compare 4 output polarity
		See TIMx_CCEN.CC1P description.
12	CC4EN	Capture/Compare 4 output enable
		See TIMx_CCEN.CC1EN description.
11:10	Reserved	Reserved, the reset value must be maintained
9	CC3P	Capture/Compare 3 output polarity
		See TIMx_CCEN.CC1P description.
8	CC3EN	Capture/Compare 3 output enable
		See TIMx_CCEN.CC1EN description.
7:6	Reserved	Reserved, the reset value must be maintained
5	CC2P	Capture/Compare 2 output polarity



Bit Field	Name	Description
		See TIMx_CCEN.CC1P description.
4	CC2EN	Capture/Compare 2 output enable
		See TIMx_CCEN.CC1EN description.
3:2	Reserved	Reserved, the reset value must be maintained
1	CC1P	Capture/Compare 1 output polarity
		When the corresponding channel of CC1 is in output mode:
		0: OC1 active high
		1: OC1 active low
		When the corresponding channel of CC1 is in input mode:
		At this time, this bit is used to select whether IC1 or the inverse signal of IC1 is used as the trigger
		or capture signal.
		0: non-inverted: Capture action occurs when IC1 generates a rising edge. When used as external
		trigger, IC1 is non-inverted.
		1: inverted: Capture action occurs when IC1 generates a falling edge. When used as external
		trigger, IC1 is inverted.
		Note: if TIMx_BKDT.LCKCFG = 3 or 2, these bits cannot be modified.
0	CC1EN	Capture/Compare 1 output enable
		When the corresponding channel of CC1 is in output mode:
		0: Disable - Disable output OC1 signal.
		1: Enable - Enable output OC1 signal.
		When the corresponding channel of CC1 is in input mode:
		At this time, this bit is used to disable/enable the capture function.
		0: Disable capture
		1: Enable capture

**Table 10-4 Output Control Bits Of Standard Ocx Channel** 


CCxEN	Ocx Output Status
0	Disable output (OCx=0)
1	OCx = OCxREF + polarity

Note: the state of external I/O pins connected to standard OCx channels depends on the OCx channel state and GPIO and AFIO registers.

# 10.4.11 Counters (TIMx\_CNT)

Offset address: 0x24 Reset value: 0x0000





rw

Bit Field	Name	Description
15:0	CNT[15:0]	Counter value

## 10.4.12 Prescaler (TIMx\_PSC)

Offset address: 0x28

Reset value: 0x0000



Bit Field	Name	Description
15:0	PSC[15:0]	Prescaler value
		Counter clock $f_{CK\_CNT} = f_{CK\_PSC} / (PSC [15:0] + 1)$ .
		Each time an update event occurs, the PSC value is loaded into the active prescaler register.

## 10.4.13 Auto-reload Register (TIMx\_AR)

Offset address: 0x2C

Reset values: 0xFFFF



Bit Field Name Description

15:0 AR[15:0] Auto-reload value
These bits define the value that will be loaded into the actual auto-reload register.
See Section 10.3.1 for more details.
When the TIMx\_AR.AR [15:0] value is null, the counter does not work.

## 10.4.14 Capture/Compare Register 1 (TIMx CCDAT1)

Offset address: 0x34

Reset value: 0x0000





Bit	Name	Description
Field		
15:0	CCDAT1[15:0]	Capture/Compare 1 value
		CC1 channel is configured as output:
		CCDAT1 contains the value to be compared to the counter TIMx_CNT, signaling on the OC1
		output.
		If the preload feature is not selected in TIMx_CCMOD1.OC1PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
		CC1 channel is configured as input:
		CCDAT1 contains the counter value transferred by the last input capture 1 event (IC1).
		When configured as input mode, register CCDAT1 is only readable.
		When configured as output mode, register CCDAT1 is readable and writable.

## 10.4.15 Capture/Compare Register 2 (TIMx\_CCDAT2)

Offset address: 0x38 Reset value: 0x0000



Bit	Name	Description
Field		
15:0	CCDAT2[15:0]	Capture/Compare 2 values
		CC2 channel is configured as output:
		CCDAT2 contains the value to be compared to the counter TIMx_CNT, signaling on the OC2
		output.
		If the preload feature is not selected in TIMx_CCMOD1.OC2PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
		CC2 channel is configured as input:
		CCDAT2 contains the counter value transferred by the last input capture 2 event (IC2).
		When configured as input mode, register CCDAT2 is only readable.
		When configured as output mode, register CCDAT2 is readable and writable.

# 10.4.16 Capture/Compare Register 3 (TIMx\_CCDAT3)

Offset address: 0x3C Reset value: 0x0000





Bit	Name	Description
Field		
15:0	CCDAT3[15:0]	Capture/Compare 3 value
		CC3 channel is configured as output:
		CCDAT3 contains the value to be compared to the counter TIMx_CNT, signaling on the OC3
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC3PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		CC3 channel is configured as input:
		CCDAT3 contains the counter value transferred by the last input capture 3 event (IC3).
		When configured as input mode, register CCDAT3 is only readable.
		When configured as output mode, register CCDAT3 is readable and writable.

## 10.4.17 Capture/Compare Register 4 (TIMx\_CCDAT4)

Offset address: 0x40 Reset value: 0x0000



Bit	Name	Description							
Field									
15:0	CCDAT4[15:0]	Capture/Compare 4 value							
		CC4 channel is configured as output:							
		CCDAT4 contains the value to be compared to the counter TIMx_CNT, signaling on the OC4							
		output.							
		If the preload feature is not selected in TIMx_CCMOD2.OC4PEN bit, the written value is							
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to							
		the active register only when an update event occurs.							
		CC4 channel is configured as input:							
		CCDAT4 contains the counter value transferred by the last input capture 4 event (IC4).							
		When configured as input mode, register CCDAT4 is only readable.							
		When configured as output mode, register CCDAT4 is readable and writable.							

## 10.4.18 DMA Control Register (TIMx\_DCTRL)

Offset address: 0x48 Reset value: 0x0000

15 13 12 8 7 5 4 0

Reserved DBLEN[4:0] Reserved DBADDR[4:0]



Bit Field	Name	Description									
15:13	Reserved	Reserved, the reset value must be maintained									
12:8	DBLEN[4:0]	DMA Burst Length									
		This bit field defines the number DMA will accesses (write/read) TIMx_DADDR register.									
		00000:1 time transfer									
		00001: 2 times transfers									
		00010: 3 times transfers									
		10001: 18 times transfers									
7:5	Reserved	Reserved, the reset value must be maintained.									
4:0	DBADDR[4:0]	DMA Base Address									
		This bit field defines the first address where the DMA accesses the TIMx_DADDR register.									
		When access is done through the TIMx_DADDR first time, this bit-field specifies the address									
		you just access. And then the second access to the TIMx_DADDR, you will access the address									
		of "DMA Base Address + 4"									
		00000: TIMx_CTRL1,									
		00001: TIMx_CTRL2,									
		00010: TIMx_SMCTRL,									
		01011: TIMx_AR,									
		01100: Reserved,									
		01101: TIMx_CCDAT1,									
		10000: TIMx_CCDAT4,									
		10001: Reserved,									
		10010: TIMx_DCTRL									

# 10.4.19 DMA Transfer Buffer Register (TIMx\_DADDR)

Offset address: 0x4C Reset value: 0x0000



Bit Field	Name	Description
15:0	BURST[15:0]	DMA access buffer.
		When a read or write operation is assigned to this register, the register located at the address
		range (DMA base address + DMA burst length × 4) will be accessed.
		DMA base address = The address of TIMx_CTRL1 + TIMx_DCTRL. DBADDR * 4;
		DMA burst len = TIMx_DCTRL.DBLEN + 1.
		Example:
		If $TIMx\_DCTRL.DBLEN = 0x3(4 transfers)$ , $TIMx\_DCTRL.DBADDR = 0xD$



Bit Field	Name	Description
		(TIMx_CCDAT1), DMA data length = half word, DMA memory address = buffer address in
		SRAM, DMA peripheral address = TIMx_DADDR address.
		When an event occurs, TIMx will send requests to the DMA, and transfer data 4 times.
		For the first time, DMA access to the TIMx_DADDR register will be mapped to access
		TIMx_CCDAT1 register;
		For the second time, DMA access to the TIMx_ DADDR register will be mapped to access
		TIMx_CCDAT2 register;
		For the fourth time, DMA access to the TIMx_ DADDR register will be mapped to access
		TIMx_CCDAT4 register;

### 10.4.20 Channel 1 Filter Register (TIMx\_C1FILT)

Offset address: 0x70

Reset value: 0x0000 0000

31	30	29					24	23	22					17	16
Rese	rved			THRES	H[5:0]			Reserved		1	WSIZ	E[5:0]		1	FILTEN
rw 15										r	w			rw 0	
PSC[15:0]									1	1					
													•		•

Bit Name Description Field 31:30 Reserved Reserved, the reset value must be maintained 29:24 THRESH[5:0] Threshold number of sample logic level to be valid, maximum 63: Threshold value for a valid logic level. Within sample window if number of logic high is more than or equal to threshold value, next logic level will be logic high. Same rule applies to logic low. If both number of 1's and 0's inside window are smaller than threshold, filter output stays unchanged. Threshold value should set to more than or equal to half of Window value. Recommend threshold range is: Minimum: 1 pre-scale clock cycle more than ceiling value of max glitch size (in pre-scale clock cycle) and need to larger than half of window size. Maximum: floor value of minimum size of valid signal (in pre-scale clock cycle) and need to be smaller than window size. For example, if minimum message size is 3.2\*(pre-scale clock period), threshold should be floor (3.2) = 3.23 Reserved Reserved 22:17 WSIZE[5:0] Window size value for logic level check, maximum 63: Window size decides how many sampled values will take into consideration for getting next logic level. Build-in FIFO is 64 bits with maximum index 63 which can only set window size to be 63.




Bit	Name	Description
Field		
16	FILTEN	Filter enable:
		0: Filter disable.
		1: Enable filter function.
15:0	PSC[15:0]	Prescaler register value for configure filter sample clock:
		For this filter, it supports 65535 scale (16 bits).
		Clock prescaler scaling system clock to sample clock. Sample clock decides distance between
		two sample point. Only value at sample point will take into consideration for valid logic level
		calculation.

# 10.4.21 Channel 2 Filter Register (TIMx\_C2FILT)

Offset address: 0x74

Reset value: 0x0000 0000



rw

Bit	Name	Description
Field		
31:30	Reserved	Reserved, the reset value must be maintained
29:24	THRESH[5:0]	Threshold number of sample logic level to be valid, maximum 63:
		Threshold value for a valid logic level. Within sample window if number of logic high is more
		than or equal to threshold value, next logic level will be logic high. Same rule applies to logic
		low. If both number of 1's and 0's inside window are smaller than threshold, filter output stays
		unchanged. Threshold value should set to more than or equal to half of Window value.
		Recommend threshold range is:
		Minimum: 1 pre-scale clock cycle more than ceiling value of max glitch size (in pre-scale clock
		cycle) and need to larger than half of window size.
		for example, if glitch size is $3.2*$ (pre-scale clock period), threshold should be
		Maximum: floor value of minimum size of valid signal (in pre-scale clock cycle) and need to
		be smaller than window size.
		For example, if minimum message size is 3.2*(pre-scale clock period), threshold should be floor
		(3.2) = 3.
23	Reserved	Reserved, the reset value must be maintained
22:17	WSIZE[5:0]	Window size value for logic level check, maximum 63:
		Window size decides how many sampled values will take into consideration for getting next
		logic level. Build-in FIFO is 64 bits with maximum index 63 which can only set window size to
		be 63.
16	FILTEN	Filter enable:



Bit	Name	Description
Field		
		0: Filter disable.
		1: Enable filter function.
15:0	PSC[15:0]	Prescaler register value for configure filter sample clock:
		For this filter, it supports 65535 scale (16 bits).
		Clock prescaler scaling system clock to sample clock. Sample clock decides distance between
		two sample point. Only value at sample point will take into consideration for valid logic level
		calculation.

### 10.4.22 Channel 3 Filter Register (TIMx C3FILT)

Offset address: 0x78

Reset value: 0x0000 0000

31	30	29					24	23	22					17	16
Rese	erved		1	THRES	SH[5:0]			Reserved		1	WSIZ	E[5:0]		1	FILTEN
15	rw 15								r	w			rw 0		
	PSC[15:0]							1							

Bit Name Description Field 31:30 Reserved Reserved, the reset value must be maintained 29:24 THRESH[5:0] Threshold number of sample logic level to be valid, maximum 63: Threshold value for a valid logic level. Within sample window if number of logic high is more than or equal to threshold value, next logic level will be logic high. Same rule applies to logic low. If both number of 1's and 0's inside window are smaller than threshold, filter output stays unchanged. Threshold value should set to more than or equal to half of Window value. Recommend threshold range is: Minimum: 1 pre-scale clock cycle more than ceiling value of max glitch size (in pre-scale clock cycle) and need to larger than half of window size. Maximum: floor value of minimum size of valid signal (in pre-scale clock cycle) and need to be smaller than window size. For example, if minimum message size is 3.2\*(pre-scale clock period), threshold should be floor (3.2) = 3.Reserved Reserved, the reset value must be maintained 22:17 WSIZE[5:0] Window size value for logic level check, maximum 63: Window size decides how many sampled values will take into consideration for getting next logic level. Build-in FIFO is 64 bits with maximum index 63 which can only set window size to be 63. Filter enable: 16 **FILTEN** 0: Filter disable.




Bit	Name	Description
Field		
		1: Enable filter function.
15:0	PSC[15:0]	Prescaler register value for configure filter sample clock:
		For this filter, it supports 65535 scale (16 bits).
		Clock prescaler scaling system clock to sample clock. Sample clock decides distance between
		two sample point. Only value at sample point will take into consideration for valid logic level
		calculation.

## 10.4.23 Channel 4 Filter Register (TIMx\_C4FILT)

Offset address: 0x7C

Reset value: 0x0000 0000



Bit	Name	Description
Field		
31:30	Reserved	Reserved, the reset value must be maintained
29:24	THRESH[5:0]	Threshold number of sample logic level to be valid, maximum 63:
		Threshold value for a valid logic level. Within sample window if number of logic high is more
		than or equal to threshold value, next logic level will be logic high. Same rule applies to logic
		low. If both number of 1's and 0's inside window are smaller than threshold, filter output stays
		unchanged. Threshold value should set to more than or equal to half of Window value.
		Recommend threshold range is:
		Minimum: 1 pre-scale clock cycle more than ceiling value of max glitch size (in pre-scale clock
		cycle) and need to larger than half of window size.
		for example, if glitch size is $3.2*$ (pre-scale clock period), threshold should be
		Maximum: floor value of minimum size of valid signal (in pre-scale clock cycle) and need to
		be smaller than window size.
		For example, if minimum message size is 3.2*(pre-scale clock period), threshold should be floor
		(3.2) = 3.
23	Reserved	Reserved, the reset value must be maintained
22:17	WSIZE[5:0]	Window size value for logic level check, maximum 63:
		Window size decides how many sampled values will take into consideration for getting next
		logic level. Build-in FIFO is 64 bits with maximum index 63 which can only set window size to
		be 63.
16	FILTEN	Filter enable:
		0: Filter disable.
		1: Enable filter function.




Bit	Name	Description
Field		
15:0	PSC[15:0]	Prescaler register value for configure filter sample clock:
		For this filter, it supports 65535 scale (16 bits).
		Clock prescaler scaling system clock to sample clock. Sample clock decides distance between
		two sample point. Only value at sample point will take into consideration for valid logic level
		calculation.

## 10.4.24 Channel Filter Output Register (TIMx\_FILTO)

Offset address: 0x80

Reset value: 0x0000 0000



Bit	Name	Description					
Field							
31:4	Reserved	Reserved, the reset value must be maintained					
3	C4_FILTO	TO Channel 4 Filter output, read only					
2	C3_FILTO	Channel 3 Filter output, read only					
1	C2_FILTO	Channel 2 Filter output, read only					
0	C1_FILTO Channel 1 Filter output, read only						




# 11 Basic Timers (TIM6)

The basic timer contains a 16-bit counter.

### 11.1 Main Features Of Basic Timers

- 16-bit auto-reload up-counting counter.
- 16-bit programmable prescaler. (The prescaler factor can be configured with any value between 1 and 65536)
- The events that generate the interrupt/DMA are as follows:
  - Update event

Figure 11-1 Block Diagram Of Timx (X = 6)



## 11.2 Basic Timers Description

### 11.2.1 Time-base Unit

The time-base unit mainly includes: prescaler, counter and auto-reload register. When the time base unit is working, the software can read and write the corresponding registers (TIMx\_PSC, TIMx\_CNT and TIMx\_AR) at any time.

Depending on the setting of the auto-reload preload enable bit (TIMx\_CTRL1.ARPEN), the value of the preload register is transferred to the shadow register immediately or at each update event UEV. When TIMx CTRL1.UPDIS=0, an update event is generated when the counter reaches the overflow condition, or when the TIMx EVTGEN.UDGN bit is set by software. The counter CK\_CNT is valid only when the TIMx\_CTRL1.CNTEN bit is set. The counter starts counting one clock cycle after the TIMx CTRL1.CNTEN bit is set.

#### 11.2.1.1 Prescaler description

The TIMx\_PSC register consists of a 16-bit counter that can be used to divide the counter clock frequency by any factor between 1 and 65536. It can be changed on the fly as it is buffered. The prescaler value is only taken into account at the next update event.






Figure 11-2 Counter Timing Diagram With Prescaler Division Change From 1 To 4

#### 11.2.2 Counter Mode

#### 11.2.2.1 Up-counting mode

In up-counting mode, the counter will count from 0 to the value of the register TIMx\_AR, then it resets to 0. And a counter overflow event is generated.

If the TIMx\_CTRL1.UPRS bit (select update request) and the TIMx\_EVTGEN.UDGN bit are set, an update event (UEV) will generate, but TIMx\_STS.UDITF will not be set by hardware. Therefore, no update interrupts or DMA update requests are generated. This setting is used in scenarios where you want to clear the counter but do not want to generate an update interrupt.

Depending on the update request source is configured in the TIMx\_CTRL1.UPRS, when an update event occurs, all registers are updated and the TIMx\_STS.UDITF is set:

- Update auto-reload shadow registers with preload value(TIMx AR), when TIMx CTRL1.ARPEN = 1.
- The prescaler shadow register is reloaded with the preload value(TIMx\_PSC).

To avoid updating the shadow registers when new values are written to the preload registers, you can disable the update by setting TIMx CTRL1.UPDIS=1.

In this way, when an update event occurs, the counter and the prescaler counter will be reset to 0 (but the prescaler rate will remain unchanged).

The figure below shows some examples of the counter behavior and the update flags for different clock frequencies



in the up-counting mode.

Figure 11-3 Timing Diagram Of Up-Counting. The Internal Clock Divider Factor = 2/N







Figure 11-4 Timing Diagram Of The Up-Counting, Update Event When ARPEN=0/1





### 11.2.3 Clock Selection

• The internal clock of timers: CK INT

#### 11.2.3.1 Internal clock source (CK\_INT)

It is provided that the TIMx\_CTRL1.CNTEN bit is written as' 1 ' by software, the clock source of the prescaler is provided by the internal clock CK\_INT.

Figure 11-5 Control Circuit In Normal Mode, Internal Clock Divided By 1

### 11.2.4 Debug Mode

When the microcontroller is in debug mode (the Cortex®-M4F core halted), depending on the DBG\_TIMx\_STOP configuration in the DBG module, the TIMx counter can either continue to work normally or stop. For more details, see Section 22.4.3.

## 11.3 TIMx Register Description(x=6)

For abbreviations used in registers, see Section 1.1

These peripheral registers can be operated as half word (16-bits) or one word (32-bits).

### 11.3.1 Register Overview

**Table 11-1 Register Overview** 

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	1	0
000h	TIMx_CTRL1													Reserved												ARPEN		Reserved		ONEPM	UPRS	UPDIS	CNTEN



Offset	Register	31 30 30 22 33 30 30 30 30 30 30 30 30 30 30 30 30	15 11 11 11 10 6	∞ r-	δ & 4	m 7	0 1
<b></b>	Reset Value			0		0 0	0 0
004h		Reserved					
008h		Reserved					
00Ch	TIMx_DINTEN	Reserved		UDEN	Reserved		UIEN
	Reset Value			0			0
010h	TIMx_STS	Reserved					UDITE
	Reset Value						0
014h	ΓΙΜx_EVTGEN	Reserved					UDGN
	Reset Value						0
018h		Reserved					
01Ch		Reserved					
020h		Reserved					
0241	TIMx_CNT	nd		CNT[15:0	)]		
024h	Reset Value	Reserved	0 0 0 0 0 0 0	0 0	0 0 0	0 0	0 0
028h	TIMx_PSC	Reserved		PSC[15:0			0 0
	Reset Value TIMx_AR		0 0 0 0 0 0 0	0 0 AR[15:0]		0 0	0 0
02Ch	Reset Value	Reserved	1 1 1 1 1 1 1	1 1	1 1 1	1 1	1 1

# 11.3.2 Control Register 1 (Timx\_CTRL1)

Offset address: 0x00
Reset value: 0x0000



Bit	Name	Description
Field		
15:8	Reserved	Reserved, the reset value must be maintained
7	ARPEN	ARPEN: Auto-reload preload enable
		0: Shadow register disable for TIMx_AR register
		1: Shadow register enable for TIMx_AR register
6:4	Reserved	Reserved, the reset value must be maintained
3	ONEPM	One-pulse mode
		0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.
		1: Enable one-pulse mode, the counter stops counting when the next update event occurs



Bit	Name	Description
Field		
		(clearing TIMx_CTRL1.CNTEN bit)
2	UPRS	Update request source
		This bit is used to select the UEV event sources by software.
		0: If update interrupt or DMA request is enabled, any of the following events will generate an
		update interrupt or DMA request:
		- Counter overflow
		- The TIMx_EVTGEN.UDGN bit is set
		1: If update interrupt or DMA request is enabled, only counter overflow will generate update
		interrupt or DMA request
1	UPDIS	Update disable
		This bit is used to enable/disable the Update event (UEV) events generation by software.
		0: Enable UEV. UEV will be generated if one of following condition been fulfilled:
		- Counter overflow
		<ul> <li>The TIMx_EVTGEN.UDGN bit is set</li> </ul>
		Shadow registers will update with preload value.
		1: UEV disabled. No update event is generated, and the shadow registers (AR, PSC) keep
		their values. If the TIMx_EVTGEN.UDGN bit is set, the counter and prescaler are
		reinitialized.
0	CNTEN	Counter Enable
		0: Disable counter
		1: Enable counter

# 11.3.3 DMA/Interrupt Enable Registers (TIMx\_DINTEN)

Offset address: 0x0C Reset value: 0x0000



Bit Field	Name	Description
15:9	Reserved	Reserved, the reset value must be maintained
8	UDEN	Update DMA Request enable
		0: Disable update DMA request
		1: Enable update DMA request
7:1	Reserved	Reserved, the reset value must be maintained
0	UIEN	Update interrupt enable
		0: Disable update interrupt
		1: Enables update interrupt



## 11.3.4 Status Registers (TIMx\_STS)

Offset address: 0x10 Reset value: 0x0000



 $rc\_w0$ 

Bit	Name	Description
Field		
15:1	Reserved	Reserved, the reset value must be maintained
0	UDITF	Update interrupt flag
		This bit is set by hardware when an update event occurs under the following conditions:
		- When TIMx_CTRL1.UPDIS = 0, and counter value overflow.
		- When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and set the
		TIMx_EVTGEN.UDGN bit by software to reinitialize the CNT.
		This bit is cleared by software.
		0: No update event occurred
		1: Update interrupt occurred

## 11.3.5 Event Generation Registers (TIMx\_EVTGEN)

Offset address: 0x14 Reset values: 0 x0000



Bit	Name	Description
Field		
15: 1	Reserved	Reserved, the reset value must be maintained.
0	UDGN	UDGN: Update generation
		Software can set this bit to update configuration register value and hardware will clear it
		automatically.
		0: No effect.
		1: Timer counter will restart and all shadow register will be updated. It will restart prescaler
		counter also.

## 11.3.6 Counters (TIMx\_CNT)

Offset address: 0x24

Reset value: 0x0000



15															0
	1	1			1				1				1	1	
CNT[15:0]															
	1	L		L					1	L			l		

rw

Bit Field	Name	Description
15:0	CNT[15:0]	Counter value

## 11.3.7 Prescaler (TIMx\_PSC)

Offset address: 0x28

Reset value: 0x0000

15														0
		ı	1	1	1			ı	1	1	1	1	1	
PSC[15:0]														
		l	1		1		l	1	1	1	1		1	


rw

Bit	Name	Description		
Field				
15:0	PSC[15:0]	Prescaler value		
		PSC register value will be updated to prescaler register at update event. Counter clock frequency		
		is input clock frequency divide PSC + 1.		

# 11.3.8 Automatic Reload Register (TIMx\_AR)

Offset address: 0x2C

Reset values: 0xFFFF



rw

Bit	Name	Description		
Field				
15:0	AR[15:0]	Auto-reload value		
		These bits define the value that will be loaded into the actual auto-reload register.		
		See 11.2.1 for more details.		
		When the TIMx_AR.AR [15:0] value is null, the counter does not work.		



# 12 Low Power Timer (LPTIM)

### 12.1 Introduction

The LPTIM is a 16-bit timer with multiple clock sources, it can keep running in all power modes except for STANDBY mode. LPTIM can run without internal clock source, it can be used as a "Pulse Counter". Also, the LPTIM can wake up the system from low-power modes, to realize "Timeout functions" with extreme low power consumption.

### 12.2 Main Features

- 16-bit upcounter
- 3-bit prescaler, to 8 kinds of prescaler factors (1,2,4,8,16,32,64,128)
- Multiple clock sources

Internal clock source: LSE, LSI, HSI or APB1 clock

External clock source: External clock source through LPTIM Input1 (operating without LP oscillator for pulse counter applications)

- 16-bit auto-reload register (LPTIM ARR)
- 16-bit compare register (LPTIM\_COMP)
- Continuous or One-shot counting mode
- Programmable software or hardware input trigger
- Programmable digital filter for filtering glitch
- Configurable output: Pulse, PWM
- Configurable I/O polarity
- Encoder mode
- Pulse counting mode, support single pulse counting, double pulse counting (quadrature and non- quadrature)

Email: sales@nsing.com.sg



## 12.3 Block Diagram

APB Interface **LPTIM** Up to 9 ext trigger Glitch Software **-**filter trigger RCC Mux trigger 16bit ARR CLK MUX APB clock LSE LSI prescaler HSI 16bit counter Count mode 16bit compare Up/down COMP3 OUT Glitch -COMP2\_OUT Encoder -COMP1 OUT filter Input2 IN2 -COMP3 OUT Non-Glitch -COMP2 OUT encoder. -COMP1\_OUT filter Input1 -X IN1

Figure 12-1 Lptim Diagram

# 12.4 Function Description

### 12.4.1 LPTIM Clocks And Reset

The internal clock source is configurable from RCC\_RDCTRL.LPTIMSEL[2:0] bits. The external clock source can be selected from comparator 1, 2, 3 or GPIO. For external clock source, the LPTIM has two configurations:

- The LPTIM uses both external clock and internal clock.
- The LPTIM only use external clock from comparator or external input1. This configuration is suitable for low power application.

LPTIM CFG.CLKSEL and LPTIM CFG.CNTMEN bits are used for the clock source configuration. The active



clock edge is configured through LPTIM CFG.CLKPOL[1:0] bits.

When the LPTIM only uses external clock source. It can only select one active clock edge. LPTIM can select both active clock edges only when it is using internal clock source or both external and internal clock sources.

Note: when using both active edges for external clock, LPTIM needs to use an internal clock to oversample the external clock. The internal clock frequency should be at least 4 times higher than the external clock frequency.

#### 12.4.2 Prescalar

The LPTIM counter is preceded by a configurable power-of-2 pre-scaler. The prescaler ratio is controlled by the LPTIM CFG.CLKPRE[2:0] field. The table below lists all the possible division ratios:

**Table 12-1 Pre-Scalar Division Ratios** 

Control Bits	The Corresponding Frequency Division Factor
000	/1
001	/2
010	/4
011	/8
100	/16
101	/32
110	/64
111	/128

### 12.4.3 Glitch Filter

LPTIM has glitch filters for inputs to remove glitches and prevent unexpected counts or triggers.

Glitch filter needs an internal clock source to operate. And the clock source should be provided before the glitch filter is enabled. This is necessary to guarantee the proper operation of the filters.

The glitch filters has two major purposes:

- For the external inputs: The active edge detection is configured through the LPTIM CFG.CLKFLT[1:0] bits
- For the internal trigger inputs: The stable active edge detection period is configured through the LPTIM\_CFG. RIGFLT[1:0] bits.


Note: the detection configuration is only applicable for its corresponding inputs.

The filter sensitivity acts on the number of consecutive equal samples that should be detected on one of the LPTIM inputs to consider a signal level change as a valid transition.

Figure 12-2 shows an example of glitch filter behavior when detected a 2 consecutive samples.



Figure 12-2 Glitch Filter Timing Diagram



Note: if no internal clock is used, the glitch filter needs to be turned off by clearing LPTIM\_CFG.CLKFLT[1:0] and LPTIM\_CFG.TRIGFLT[1:0] bits. If glitch filter is not used, user can use digital filter in GPIO or comparator or external analog filter to remove glitches.

#### 12.4.4 Timer Enable

The LPTIM\_CTRL.LPTIMEN bit is used to enable/disable the LPTIM kernel logic. After setting the LPTIM\_CTRL.LPTIMEN bit, a delay of two counter clock is needed before the LPTIM is turned on.

The LPTIM CFG and LPTIM INTEN registers must be modified only when the LPTIM is turned off.

#### 12.4.5 Trigger Multiplexer

The LPTIM counter can be triggered either by software or by an effective edge on one of the 9 trigger inputs.

The trigger source is configured through LPTIM\_CFG.TRGEN[1:0] bits. If LPTIM\_CFG.TRGEN[1:0] = '00', LPTIM can be triggered by setting the LPTIM\_CTRL.TSTCM or LPTIM\_CTRL.SNGMST bit. The other values of LPTIM\_CFG.TRGEN[1:0] are for the effective edge configuration of the trigger. The internal counter will start once an effective edge is detected.

LPTIM\_CFG.TRGSEL[3:0] is used to select one of the 9 trigger inputs only when LPTIM\_CFG.TRGEN[1:0] is not equal to '00'.

If LPTIM is using external trigger, which will be considered as asynchronous triggers. For asynchronous triggers, the LPTIM needs two counter clock cycles latency for synchronization.

If timeout function is disabled, new trigger event will be ignored if the LPTIM is already started.

Note: any write to the LPTIM\_CTRL.SNGMST/LPTIM\_CTRL.TSTCM bit will be discarded if the LPTIM is not enabled.

Table 12-2 9 Trigger Inputs Corresponding To LPTIM CFG.TRGSEL[3:0] Bits

Control Bits	Corresponding Trigger Input
0000	PB6 or PA10



0001	RTC alarm A
0010	RTC alarm B
0011	RTC_TAMP1
0100	RTC_TAMP2
0101	RTC_TAMP3
0110	COMP1_OUT
0111	COMP2_OUT
1000	COMP3_OUT

### 12.4.6 Operating Mode

The LPTIM has two operating modes:

- Continuous mode: A trigger event will start the LPTIM and it will continue running until the user switched off the LPTIM.
- One-shot mode: A trigger event will start the LPTIM and it will stop when the counter value reaches LPTIM ARR.ARRVAL[15:0].

#### **Continuous mode:**

LPTIM\_CTRL.TSTCM bit must be set to enable the continuous mode. If LPTIM uses external trigger, the internal counter will start when an external trigger event arrives after LPTIM\_CTRL.TSTCM bit is set. After the continuous mode starts, hardware will discard any subsequent external trigger event.

If software trigger is used, setting LPTIM\_CTRL.TSTCM bit will start the internal counter for continuous mode. Any subsequent external trigger event will be discarded as shown in Figure 12-3.






Figure 12-3 LPTIM Output Waveform, Continuous Counting Mode Configuration

LPTIM\_CTRL.SNGMST and LPTIM\_CTRL.TSTCM bits can only be set when the LPTIM is enabled (The LPTIM CTRL. LPTIMEN bit is set to '1').

It is possible to switch from one-shot mode to continuous mode. Setting LPTIM\_CTRL.SNGMST bit will switch the LPTIM to one-shot counting mode if continuous counting mode was previously selected. The counter stops as soon as it reaches the LPTIM\_ARR register value. If the one-shot counting mode was previously selected, setting LPTIM\_CTRL.TSTCM bit to 1 will switch the LPTIM to continuous counting mode. Counter will restart as soon as LPTIM\_ARR register value is reached.

#### **One-shot mode:**

LPTIM\_CTRL.SNGMST bit must be set to enable the one-shot mode. A new trigger event will re-start the LPTIM. Hardware will abandon all the trigger events after the internal counter starts and before the counter value equal to LPTIM\_ARR.ARRVAL[15:0] value.

If an external trigger is selected, each external trigger event arriving after the LPTIM\_CTRL.SNGMST bit is set, and after the timer register is stopped (containing a zero value), the timer is restarted for a new count cycle, as shown in Figure 12-4.



LPTIM\_ARR
Compare

0

PWM

External trigger event

Figure 12-4 PTIM Output Waveform, Single Counting Mode Configuration

Set-once mode actived:

The Set-once mode is used when the LPTIM\_CFG.WAVE bit is set. In Set-once mode, the counter is started once when the first trigger event happens, the hardware will discard any subsequent trigger event, as shown Figure 12-5.

LPTIM\_ARR

Compare

Discarded trigger

PWM

External trigger event

Figure 12-5 LPTIM Output Waveform, Single Counting Mode Configuration And Set-Once Mode Activated

In case of software start (LPTIM\_CFG.TRGEN[1:0] = '00'), the LPTIM\_CTRL.SNGMST setting will start the counter for one-shot counting.



### 12.4.7 Waveform Generation

The LPTIM auto-reload register(LPTIM\_ARR) and compare register(LPTIM\_COMP) are used for generating LPTIM output waveforms.

The waveforms supported by LPTIM are shown as below:

- PWM mode: LPTIM output is set when a comp match event happens. (I.E. the LPTIM\_CNT register value matched the LPTIM\_COMP register value.) The LPTIM output is reset when a arr match happens. (I.E. the LPTIM\_CNT register value matched the LPTIM\_ARR register value.)
- One-pulse mode: The first pulse is triggered same as pwm mode, then the output is permanently reset when the arr match happens.
- Set-once mode: the output waveform is similar to the One-pulse mode except that the output is kept to the last signal level (depends on the output configured polarity).

Above waveform configuration require that LPTIM\_ARR register value must be configured bigger than the LPTIM COMP register value.

The LPTIM output waveform can be configured through the LPTIM CFG.WAVE bit as follow:

- Clearing the LPTIM\_CFG.WAVE bit will force the LPTIM to generate a PWM waveform or a One-pulse waveform depending on the set bit (LPTIM\_CTRL.TSTCM or LPTIM\_CTRL.SNGMST).
- LPTIM CTRL.WAVE bit equals to '1' forces the LPTIM to generate a Set-once mode waveform.

The LPTIM\_CFG.WAVEPOL bit controls LPTIM output polarity. The output default value will change immediately after the user configured the polarity, even when the timer is disabled.

Signals with frequencies up to the LPTIM clock frequency divided by 2 can be generated. Only when LPTIM counter counting external clock active edge can achieve clock frequency divided by 2.

(I.E. LPTIM\_CFG.CLKSEL=0, LPTIM\_CFG.CLKPOL[1:0]=10, LPTIM\_COMP.CMPVAL[15:0]='d1(50% duty cycle)/'d2, LPTIM\_ARR.ARRVAL[15:0]='d3. d1,d2 and d3 means decimal 1, 2, 3)

Figure 12-6 below shows the three possible waveforms that can be generated on the LPTIM output. Also, it shows the effect of the polarity change using the LPTIM CFG.WAVEPOL bit.






Figure 12-6 Waveform Generation

#### 12.4.8 Register Update

The LPTIM\_ARR register and LPTIM\_COMP register can be updated immediately after a software write operation without LPTIM enabled. If the LPTIM is started, the LPTIM\_ARR register and LPTIM\_COMP register can be updated when counter overflow.

The LPTIM APB interface and the LPTIM kernel logic use different clocks, so there is some latency between the software write through APB bus and the moment when these values are available to the kernel logic. During this latency period, any additional write into these registers must be avoided.

The update method of LPTIM\_ARR and LPTIM\_COMP registers is determined by the LPTIM\_CFG.RELOAD bit:

- LPTIM\_CFG.RELOAD bit equals to '1': LPTIM\_ARR and LPTIM\_COMP registers are updated when counter overflow, if the LPTIM already started. When counter overflow, latency = 2~3 APB clock period.
- LPTIM\_CFG.RELOAD bit equals to '0': LPTIM\_ARR and LPTIM\_COMP registers are updated after any software write access. Latency = 2~3 APB clock period + 2~3 LPTIM internal prescaled clock period.

The LPTIM\_INTSTS.ARRUPD flag and the LPTIM\_INTSTS.CMPUPD flag indicate when the write operation is completed to respectively the LPTIM ARR register and the LPTIM COMP register.

After a write to the LPTIM ARR register or the LPTIM COMP register, any successive write before respectively

nsing.com.sg

**NSING** 

the LPTIM\_INTSTS.ARRUPD flag or the LPTIM\_INTSTS.CMPUPD flag be set, will lead to unpredictable results. So a new write operation to the same register can only be performed when the previous write operation is completed.

#### 12.4.9 Counter Mode

The internal counter can count external trigger events from LPTIM input1 or internal clock cycles. This can be configured through LPTIM CFG.CLKSEL and LPTIM CFG.CNTMEN bits.

If LPTIM is counting external triggers, user can configure LPTIM\_CFG.CLKPOL[1:0] bits to select the active edge from rising edge, falling edge or both edges.

The count modes below can be selected, depending on LPTIM\_CFG.CLKSEL and LPTIM\_CFG.CNTMEN bits values:

- LPTIM\_CFG.CLKSEL = 0: the LPTIM use an internal clock source to clock.
  - LPTIM\_CFG.CNTMEN = 0, The LPTIM is configured to be clocked by an internal clock source and the LPTIM counter is configured to be updated following each internal clock pulse.
  - LPTIM\_CFG.CNTMEN = 1, The LPTIM external Input1 is sampled with the internal clock provided to the LPTIM. In order to not miss any event, the frequency of the changes on the external Input1 signal should never exceed the frequency of the internal clock provided to the LPTIM. Also, the internal clock provided to the LPTIM must not be pre-scaled (LPTIM\_CFG.CLKPRE[2:0] = 000).
- LPTIM CFG.CLKSEL = 1: the LPTIM use an external clock source to clock.
  - LPTIM\_CFG.CNTMEN bit value is don't care. In this configuration, the LPTIM has no need for an internal clock source (except if the glitch filters are enabled). The signal injected on the LPTIM external Input1 is used as system clock for the LPTIM. This configuration is suitable for operation modes where no embedded oscillator is enabled.
  - For this configuration, the LPTIM counter can be updated either on rising edges or falling edges of the Input1 clock signal but not on both rising and falling edges.
  - Since the signal injected on the LPTIM external Input1 is also used to clock the LPTIM kernel logic, there is some initial latency (after the LPTIM is enabled) before the counter is incremented. More precisely, the first two to five active edges on the LPTIM external Input1 (after LPTIM is enable) are lost.

#### 12.4.10 Encoder Mode

The Encoder mode can handle signals from quadrature encoders which used to detect angular position of rotary elements. The encoder mode allows the counter counts the events within 0 and LPTIM\_ARR.ARRVAL[15:0] value. 0 up to LPTIM\_ARR.ARRVAL[15:0] or LPTIM\_ARR.ARRVAL[15:0] to 0. In this case, user must configure LPTIM\_ARR.ARRVAL[15:0] before enable the counter. From external Input1 and Input2, a clock is generated for the counter. The counting direction depends on the phase between these two input signals.

The Encoder mode is only available when the LPTIM use an internal clock source to clock. The signals frequency on both Input1 and Input2 inputs must not exceed the LPTIM internal clock frequency divided by 4. This is mandatory in order to guarantee a proper operation of the LPTIM.

The change of counting direction is updated by the two Down and Up flags in the LPTIM\_INTSTS register. Also, an



interrupt can be generated for both direction change events through setting the LPTIM\_INTEN.DOWNIE or LPTIM\_INTEN.UPIE bit.

User can enable Encoder mode by setting LPTIM\_CFG.ENC bit. And the LPTIM need to be configured in continuous mode first.

When Encoder mode is active, the LPTIM counter is modified automatically following the speed and the direction of the incremental encoder. Therefore, its content always represents the encoder's position. The count direction, signaled by the Up and Down flags, correspond to the rotation direction of the encoder rotor.

Different counting scenarios may occur based on the different trigger edges configured by LPTIM\_CFG.CLKPOL[1:0] bits. The following table summarizes the possible combinations, assuming that Input1 and Input2 do not switch at the same time.

**Table 12-3 Encoder Counting Scenarios** 

Twiczen Edge	The Signal Is Opposite (Input1	Input1	Signal	Input2 Signal			
Trigger Edge	For Input2, Input2 For Input1)	Rising	Falling	Rising	Falling		
Dising Edge	High	Down	No count	Up	No count		
Rising Edge	Low	Up	No count	Down	No count		
E-11: E4	High	No count	Up	No count	Down		
Falling Edge	Low	No count	Down	No count	Up		
Dedl Edesa	High	Down	Up	Up	Down		
Both Edges	Low	Up	Down	Down	Up		

The following figure shows a counting sequence for Encoder mode where both-edge trigger is configured.

Caution: In this mode the LPTIM must be clocked by an internal clock source, so the LPTIM\_CFG.CLKSEL bit must be maintained to its reset value which is equal to '0'. Also, the prescaler division ratio must be equal to its reset value which is 1 (LPTIM\_CFG.CLKPRE[2:0] bits must be '000').






Figure 12-7 Encoder Mode Counting Sequence

### 12.4.11 Non-orthogonal Encoder Mode

This mode allows handling signals from non-quadrature encoders, which is used to detect sub-sequent positive pulses from external interface. Non-Encoder interface mode acts simply as an external clock with direction selection. This means that the counter just counts continuously between 0 and the auto-reload value programmed into the LPTIM\_ARR register (0 up to LPTIM\_ARR.ARRVAL[15:0] or LPTIM\_ARR.ARRVAL[15:0] down to 0 depending on the direction). Therefore you must configure LPTIM\_ARR before starting. From the two external input signals, Input1 and Input2, a clock signal is generated to clock the LPTIM counter. The order between those two signals determines the counting direction.

The Non-Encoder mode is only available when the LPTIM is clocked by an internal clock source. The signals frequency on both Input1 and Input2 inputs must not exceed the LPTIM internal clock frequency divided by 4. This is mandatory in order to guarantee a proper operation of the LPTIM.

The change of counting direction is updated by the two Down and Up flags in the LPTIM\_INTSTS register. Also, an interrupt can be generated for both direction change events through setting the LPTIM\_INTEN.DOWNIE or LPTIM INTEN.UPIE bit.

To activate the Non-Encoder mode the LPTIM\_CFG.NENC bit has to be set to '1'. The LPTIM must first be configured in Continuous mode.



When Non-Encoder mode is active, the LPTIM counter is modified automatically following the speed and the direction of the incremental encoder. Therefore, its content always represents the encoder's position. The count direction, signaled by the Up and Down flags, correspond to the rotation direction of the encoder rotor.

The following two waveforms, the decoder module can work properly, when there is no case that both Input1 and Input2 are high.

Input 1 Input 1 Input 1 Input 2 Input 2 NON-Encoder mode counting up

NON-Encoder mode counting up

NON-Encoder mode counting down

Figure 12-8 Input Waveforms Of Input1 And Input2 When The Decoder Module Is Working Normally

If the Input1 and Input2 waveform is as following, the decoder module can't work properly. The counter will ignore these waveforms and keep the previous value.




Figure 12-9 Input1 And Input2 Input Waveforms When Decoder Module Is Not Working

#### 12.4.12 Timeout Function

When the LPTIM\_CFG.TIMOUTEN bit is enable, the LPTIM counter will be reset by an active edge from one selected trigger input.

When timeout function is used, the LPTIM counter will be reset and re-start by a selected trigger input event. If no trigger occurs within the configured time, the compare match event will happen. The waiting time is configured through the timeout value.



### 12.4.13 LPTIM Interrupts

The following events generate an interrupt/wake-up event, if they are enabled through the LPTIM INTEN register:

- Compare match
- Auto-reload match (whatever the direction if encoder mode)
- External trigger event
- Autoreload register write completed
- Compare register write completed
- Direction change (encoder mode), programmable (up / down / both).

Note: if any bit in the LPTIM\_INTEN register (Interrupt Enable Register) is set after that its corresponding flag in the LPTIM\_INTSTS register (Status Register) is set, the interrupt is not asserted.

**Table 12-4 Interruption Events** 

Corresponding Interrupt Event	Description				
Compare match	Interrupt flag is set when LPTIM_CNT(counter register value) = LPTIM_COMP(compare register value).				
Auto reload match	Interrupt flag is set when LPTIM_CNT(counter register value) = LPTIM_ARR (auto-reload register value).				
External trigger event	Interrupt flag is set when an external trigger event is detected.				
Auto-reload register update OK	Interrupt flag is set when the write operation to the LPTIM_ARR register is complete.				
Compare register update OK	Interrupt flag is set when the write operation to the LPTIM_COMP register is complete.				
Direction change	Used in Encoder mode. Two interrupt flags are embedded to signal direction change:  - UP flag signals up-counting direction change  - DOWN flag signals down-counting direction change.				



# 12.5 LPTIM Registers

## 12.5.1 LPTIM Register Overview


### **Table 12-5 LPTIM Register Overview**

Offset	Register	31	30	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	LPTIM_INTSTS		Weserved CAMPUPD CAMPU								EXTRIG	ARRM	CMPM																			
	Reset Value																									0	0	0	0	0	0	0
004h	LPTIM_INTCLR		DOWNCF UPCF ARRUPDCF CMPUPDCF EXTRIGGF EXTRIGGF								ARRMCF	CMPMCF																				
	Reset Value																									0	0	0	0	0	0	0
008h	LPTIM_INTEN		DOWNIE UPIE CMPUPDIE CAMPUPDIE EXTRIGIE							ARRMIE	CMPMIE																					
	Reset Value																									0	0	0	0	0	0	0
00Ch	LPTIM_CFG		Re	served			NENC	ENC	CNTMEN	RELOAD	WAVEPOL	WAVE	TIMOUTEN	1000	TRGEN[1:0]		TP GSET [3:0]	INGSER[5:0]		Reserved		CLKPRE[2:0]		Reserved	200	TRIGFLT[1:0]	Reserved	10.171.171.01	CLNFLI[1:0]	10 11 100 21 15	CLNPOL[1:0]	CLKSEL
	Reset Value					-	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0		0	0		0	0	0	0	0
010h	LPTIM_CTRL													R	Reserve	ed														TSTCM	SNGMST	LPTIMEN
	Reset Value																													0	0	0
014h	LPTIM_COMP		CMPVAL[15:0] Reserved																													
$\vdash$	Reset Value LPTIM ARR		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						0																							
018h	Reset Value							Rese	erved								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
01Ch	LPTIM_CNT Reset Value		Reserved CNTVAL[15:0]																													
020h	LPTIM_OPT													Res	served		U	0	U	0	0	0	0	0	0	0	0	0	OP OP	_		0 T1 0
020h	LPTIM_OPT Reset Value													Res	served														OP 0	T2 0	_	

## 12.5.2 LPTIM Interrupt And Status Register (LPTIM\_INTSTS)

Address offset: 0x00

Reset value: 0x0000 0000



Bit Field	Name	Description
31:7	Reserved	Reserved, the reset value must be maintained.
6	DOWN	Change counter direction to down.
		In Encoder mode, hardware will set DOWN bit to inform the application the counter




Bit Field	Name	Description
		direction.
5	UP	Change counter direction up.
		In Encoder mode, hardware will set UP bit to inform the application the counter
		direction.
4	ARRUPD	Auto-reload value updated to register.
		Hardware sets ARRUPD to inform application that LPTIM_ARR register has been
		written by the APB1 bus successfully.
		For more details, see 12.4.8.
3	CMPUPD	Compare value updated to register.
		Hardware sets CMPUPD to inform application that LPTIM_COMP register has been
		written by the APB1 bus successfully.
		For more details, see 12.4.8.
2	EXTRIG	External trigger valid event.
		Hardware sets EXTRIG to inform application that a valid external trigger edge has
		occurred. If the trigger is discarded when timer has already started, then this flag is not
		set.
1	ARRM	Auto-reload match.
		Hardware set this to inform application that LPTIM_CNT register value reached the
		LPTIM_ARR register's value.
0	CMPM	Compare match.
		Hardware set this to inform application that LPTIM_CNT register value reached the
		LPTIM_COMP register's value.

## 12.5.3 LPTIM Interrupt Clear Register (LPTIM\_INTCLR)

Address offset: 0x04

Reset value: 0x0000 0000



Bit Field	Name	Description
31: 7	Reserved	Reserved, the reset value must be maintained.
6	DOWNCF	Direction change to down Clear Flag
		Writing 1 to this bit clear the DOWN flag in the LPTIM_INTSTS register
5	UPCF	Direction change to UP Clear Flag
		Writing 1 to this bit clear the UP flag in the LPTIM_INTSTS register
4	ARRUPDCF	Autoreload register update OK Clear Flag
		Writing 1 to this bit clears the ARRUPD flag in the LPTIM_INTSTS register
3	CMPUPDCF	Compare register update OK Clear Flag



Bit Field	Name	Description
		Writing 1 to this bit clears the CMPUPD flag in the LPTIM_INTSTS register
2	EXTRIGCF	External trigger valid edge Clear Flag
		Writing 1 to this bit clears the EXTRIG flag in the LPTIM_INTSTS register
1	ARRMCF	Autoreload match Clear Flag
		Writing 1 to this bit clears the ARRM flag in the LPTIM_INTSTS register
0	CMPMCF	compare match Clear Flag
		Writing 1 to this bit clears the CMPM flag in the LPTIM_INTSTS register

## 12.5.4 LPTIM Interrupt Enable Register (LPTIM\_INTEN)

Address offset: 0x08

Reset value: 0x0000 0000

Note: the LPTIM\_INTEN register must only be modified when the LPTIM is disabled (LPTIM\_CTRL.LPTIMEN bit reset to '0')

31															16
		•	'	'	'	•	Rese	rved	'			•	'		
	1			ı						L					
15								7	6	5	4	3	2	1	0
	1			Reserved					DOWN IE	UP IE	ARRUPD IE	CMPUPD IE	EXTRIG IE	ARRM IE	CMPM IE
	•		•	•	•				rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description	
31:7	Reserved	Reserved, the reset value must be maintained.	
6	DOWNIE	Direction change to down interrupt enable bit.	
		0: DOWN interrupt disabled	
		1: DOWN interrupt enabled	
5	UPIE	Direction change to up interrupt enable bit.	
		0: UP interrupt disabled	
		1: UP interrupt enabled	
4	ARRUPDIE	Auto reload register update succeeded interrupt enable bit.	
		0: ARRUPD interrupt disable	
		1: ARRUPD interrupt enable	
3	CMPUPDIE	Compare register update succeeded interrupt enable bit.	
		0: CMPUPD interrupt disabled	
		1: CMPUPD interrupt enabled	
2	EXTRIGIE	External trigger valid edge interrupt enable bit.	
		0:EXTRIG interrupt disabled	
		1:EXTRIG interrupt enabled	
1	ARRMIE	Auto reload match interrupt enable bit.	
		0: ARRM interrupt disabled	
		1: ARRM interrupt enabled	
0	CMPMIE	Compare match interrupt enable bit.	
		0: CMPM interrupt disabled	
		1: CMPM interrupt enabled	




## 12.5.5 LPTIM Configuration Register (LPTIM\_CFG)

Address offset: 0x0C

Reset value: 0x0000 0000

Note: the LPTIM\_CFG register must only be modified when the LPTIM is disabled (LPTIM\_CTRL.LPTIMEN bit reset to '0')



Bit Field	Name	Description
31:26	Reserved	Reserved, the reset value must be maintained.
25	NENC	Non-Encoder mode enable
		0: Non-Encoder mode disabled
		1: Non-Encoder mode enabled
24	ENC	Encoder mode enable
		0: Encoder mode disabled
		1: Encoder mode enabled
23	CNTMEN	counter mode enabled
		The CNTMEN bit selects clock source for the LPTIM counter:
		0: Counter is incremented following each internal clock pulse
		1: Counter is incremented following each valid clock pulse on the LPTIM external
		Input1
22	RELOAD	Registers update mode
		The RELOAD bit controls the LPTIM_ARR and the LPTIM_COMP registers update
		mode
		0: Registers are updated after each APB1 bus write access
		1: Registers are updated at the end of the current LPTIM period
21	WAVEPOL	Waveform shape polarity
		The WAVEPOL bit controls the output polarity
		0: The LPTIM output reflects the compare results between LPTIM_ARR and
		LPTIM_COMP registers
		1: The LPTIM output reflects the inverse of the compare results between
		LPTIM_ARR and LPTIM_COMP registers
20	WAVE	Waveform shape
		The WAVE bit controls the output shape
		0: Deactivate Set-once mode, PWM / One Pulse waveform (depending on
		LPTIM_CTRL.TSTCM or LPTIM_CTRL.SNGMST bit)
		1: Activate the Set-once mode
19	TIMOUTEN	Timeout enable
		0: A trigger event arriving when the timer is already started will be ignored
		1: A trigger event arriving when the timer is already started will reset and restart the



Bit Field	Name	Description
		counter
18:17	TRGEN[1:0]	Trigger enable and polarity
		The TRGEN bits controls whether the LPTIM counter is started by an external trigger
		or not. If the external trigger option is selected, three configurations are possible for
		the trigger active edge:
		00: Software trigger (counting start is initiated by software)
		01: Rising edge is the active edge
		10: Falling edge is the active edge
		11: Both edges are active edges
16:13	TRGSEL[3:0]	Trigger selector
		The TRGSEL bits select the trigger source that will serve as a trigger event for the
		LPTIM among the below 9 available sources:
		0000: PB6 or PA10
		0001: RTC alarm A
		0010: RTC alarm B
		0011: RTC_TAMP1
		0100: RTC_TAMP2
		0101: RTC_TAMP3
		0110: COMP1_OUT
		0111: COMP2_OUT
		1000: COMP3_OUT
		Other values reserved
12	Reserved	Reserved, the reset value must be maintained.
11:9	CLKPRE[2:0]	Clock division factor bit.
		000: / 1
		001: / 2
		010: / 4
		011: / 8
		100: / 16
		101: / 32
		110: / 64
		111: / 128
8	Reserved	Reserved, the reset value must be maintained.
7:6	TRIGFLT[1:0]	Configure the data filter trigger bit.
		The TRIGFLT value sets the number of consecutive equal samples that should be
		detected when a level change occurs on an internal trigger before it is considered as a
		valid level transition. An internal clock source must be present to use this feature
		00: Any trigger active level change is considered as a valid trigger.
		01: Trigger active level change must be stable for at least 2 clock periods before it is
		considered as valid trigger.
		10: Trigger active level change must be stable for at least 4 clock periods before it is
		considered as valid trigger.




Bit Field	Name	Description
		11: Trigger active level change must be stable for at least 8 clock periods before it is
		considered as valid trigger.
5	Reserved	Reserved, the reset value must be maintained.
4:3	CLKFLT[1:0]	Digital filter external clock input configuration
		The CLKFLT value sets the number of consecutive equal samples that should be
		detected when a level change occurs on an external clock signal before it is considered
		as a valid level transition. An internal clock source must be present to use this feature
		00: Any external clock signal level change is considered as a valid transition.
		01: External clock signal level change must be stable for at least 2 clock periods
		before it is considered as valid transition.
		10: External clock signal level change must be stable for at least 4 clock periods
		before it is considered as valid transition.
		11: External clock signal level change must be stable for at least 8 clock periods
		before it is considered as valid transition.
2:1	CLKPOL[1:0]	Clock Polarity
		If LPTIM is clocked by an external clock source:
		When the LPTIM is clocked by an external clock source, CLKPOL bits is used to
		configure the active edge or edges used by the counter:
		00: The rising edge is the active edge used for counting
		01: The falling edge is the active edge used for counting
		10: Both edges are active edges
		11: Not allowed
		Note:when both external clock signal edges are considered active ones, the LPTIM
		must also be clocked by an internal clock source with a frequency equal to at least
		four time the external clock frequency.
		If the LPTIM is configured in Encoder mode (LPTIM_CFG.ENC bit is set):
		00: The encoder is active on rising edge
		01: The encoder is active on falling edge
		10: The encoder is active on double sided edge
0	CLKSEL	Clock selector
		The CKSEL bit selects which clock source the LPTIM will use:
		0: LPTIM is clocked by internal clock source (APB1 clock or any of the embedded
		oscillators)
		1: LPTIM is clocked by an external clock source through the LPTIM external Input1

# 12.5.6 LPTIM Control Register (LPTIM\_CTRL)

Address offset: 0x10

Reset value: 0x0000 0000





Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained.
2	TSTCM	Timer start in Continuous mode
		This bit is set by software and cleared by hardware.
		In case of software start (LPTIM_CFG.TRGEN[1:0] = '00'), setting this bit starts the
		LPTIM in Continuous mode.
		If the software start is disabled (TRGEN[1:0] $\neq$ '00'), setting this bit starts the timer in
		Continuous mode as soon as an external trigger is detected.
		If this bit is set when a single pulse mode counting is ongoing, then the timer will not
		stop at the next match between the LPTIM_ARR and LPTIM_CNT registers and the
		LPTIM counter keeps counting in Continuous mode.
		This bit can be set only when the LPTIM is enabled. It will be automatically reset by
		hardware.
1	SNGMST	LPTIM start in Single mode
		This bit is set by software and cleared by hardware.
		In case of software start (LPTIM_CFG.TRGEN[1:0] = '00'), setting this bit starts the
		LPTIM in single pulse mode.
		If the software start is disabled (LPTIM_CFG.TRGEN[1:0] ≠ '00'), setting this bit
		starts the LPTIM in single pulse mode as soon as an external trigger is detected.
		If this bit is set when the LPTIM is in continuous counting mode, then the LPTIM will
		stop at the following match between LPTIM_ARR and LPTIM_CNT registers.
		This bit can only be set when the LPTIM is enabled. It will be automatically reset by
0	LPTIMEN	LPTIM enable
		The LPTIMEN bit is set and cleared by software.
		0: LPTIM is disabled
		1: LPTIM is enabled

## 12.5.7 LPTIM Compare Register (LPTIM\_COMP)

Address offset: 0x14

Reset value: 0x0000 0000

Note: the LPTIM\_COMP register must only be modified when the LPTIM is enabled (LPTIM\_CTRL.LPTIMEN bit reset to '1')

31															16
		1		'	'	'	Rese	rved	•	'	'	'	'	'	
	1		L												
15															0
	1											1			
							CMPVA	.L[15:0]							

rw



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	CMPVAL[15:0]	Compare value
		CMPVAL[15:0] is the compare value used by the LPTIM.

### 12.5.8 LPTIM Auto-reload Register (LPTIM\_ARR)

Address offset: 0x18

Reset value: 0x0000 0001

Note: the LPTIM\_ARR register must only be modified when the LPTIM is enabled (LPTIM\_CTRL.LPTIMEN bit reset to '1')

31														16
		•	1		'	Rese	erved	•	'	'	'	'	'	
	 1	1		1	1		1	1	ı		ı		ш	
15														0
						ARRVA	L[15:0]							
							•	•	•		•	•	'	


rw

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	ARRVAL[15:0]	Auto reload value
		ARRVAL[15:0] is the autoreload value for the LPTIM.
		This value must be strictly greater than the LPTIM_COMP.CMPVAL[15:0] value.

### 12.5.9 LPTIM Counter Register (LPTIM\_CNT)

Address offset: 0x1C

Reset value: 0x0000 0000



Bit Field Name Description

31:16 Reserved Reserved, the reset value must be maintained.

15:0 CNTVAL[15:0] Counter value

When the LPTIM is running with an asynchronous clock, reading the LPTIM\_CNT register may return unreliable values. So in this case it is necessary to perform two consecutive read accesses and verify that the two returned values are identical.

If identical, the reading is reliable.

### 12.5.10 LPTIM Option Register (LPTIM OPT)

Address offset: 0x20

Reset value: 0x0000 0000







Bit Field	Name	Description
31:4	Reserved	Reserved, the reset value must be maintained.
3:2	OPT2[1:0]	LPTIM Input2 connection selection
		00:LPTIM Input 2 is connected to I/O
		01:LPTIM Input 2 is connected to COMP1_OUT
		10:LPTIM Input 2 is connected to COMP2_OUT
		11:LPTIM Input 2 is connected to COMP3_OUT
1:0	OPT1[1:0]	LPTIM Input1 connection selection
		00: LPTIM Input 1 is connected to I/O
		01: LPTIM Input 1 is connected to COMP1_OUT
		10: LPTIM Input 1 is connected to COMP2_OUT
		11: LPTIM Input 1 is connected to COMP3_OUT



## 13 Independent Watchdog (IWDG)

### 13.1 Introduction

The N32G401 has built-in independent watchdog (IWDG) and window watchdog (WWDG) timers to solve the problems caused by software errors. The watchdog timer is very flexible to use, which improves the security of the system and the accuracy of timing control.

The independent Watchdog (IWDG) is driving by Low-speed internal clock (LSI clock) running at 40 KHz, which will still running event dead loop or MCU stuck is happening. This can provide higher safety level, timing accuracy and flexibility of watchdog. It can reset and resolve system malfunctions due to software failure. The IWDG is best suited for applications that require the watchdog to run as a totally independent process outside the main application, but have lower timing accuracy constraints.

IWDG can configured through APB1 bus with clock frequency 32 MHz However, IWDG is working mainly in LSI clock and in Backup power domain (BKP) with  $V_{DD}$  supply voltage.

#### 13.2 Main Features

- Independent 12-bit down-counter
- RC oscillator provides independent clock source, which can also operate in SLEEP/STOP0/STOP2/STANDBY modes.
- Reset and low-power wake-up can be matched.
- A system reset (if watchdog activated) occurs when the down counter reaches 0x000.



### 13.3 Function Description

LSI User Program 40KHz IWDG KEY.KEYV = 0x5555IWDG PREDIV.PD IWDG\_STS.PVU 4/8/16/32/64/128/256 Counter == 0IWDG RELV.REL 12 Bit IWDG Reset 12-bit reload value Down Counter IWDG STS.CRVU Reload Enable Freeze IWDG\_KEY.KEYV

Figure 13-1 Functional Block Diagram Of The Independent Watchdog Module

Note: watchdog function is in  $V_{DD}$  power supply area, and it can still work normally in SLEEP/STOP0/STOP2/STANDBY modes.

To enable IWDG, we need to write 0xCCCC to IWDG\_KEY.KEYV[15:0] bits. Counter starts counting down from reset value (0xFFF). When counter count to 0x000, it generate a reset signal (IWDG\_RESET) to MCU. Other than that, as long as 0xAAAA (reload request) is write to IWDG\_KEY.KEYV[15:0] bits before reset, the counter value is set to the reload value in the IWDG\_RELV.REL[11:0] bits and prevents the watchdog from resetting the entire device.

If the "hardware watchdog timer" function is enabled through the selection byte, the watchdog will automatically start running after the system is powered on and will generate a system reset, unless the software reloads the counter before it reaches '0'.

#### 13.3.1 Register Access Protection

IWDG\_PREDIV and IWDG\_RELV register are write protected. To modify the value of those two register, user needs to write 0x5555 to IWDG\_KEY.KEYV[15:0] bits. Writing other value enables write protections again. IWDG\_STS.PVU indicates whether the prescaler value update is on going. IWDG\_STS.CRVU indicates whether the IWDG is updating the reload value. The hardware sets the IWDG\_STS.PVU bit and/or IWDG\_STS.CRVU bit when the prescaler value and/or reload value is updating. After the prescaler value and/or reload value update is complete, the hardware clears the IWDG\_STS.PVU bit and/or IWDG\_STS.CRVU bit.

nsing.com.sg



The reload operation (IWDG\_KEY.KEYV[15:0] configured with value of 0xAAAA) will also cause the registers to become write protected again.

### 13.3.2 Debug Mode

In debug mode (Cortex®-M4F core stops), IWDG counter will either continue to work normally or stop, depending on DBG\_CTRL.IWDG\_STOP bit in debug module. If this bit is set to '1', the counter stops. The counter works normally when the bit is '0'. See the Section22.3.2 on debugging module for details.

#### 13.3.3 Iwdg Freeze

Once IWDG enables (no matter from hardware or software), unless generate system reset or configure run-time freeze by writing 0x4567 to IWDG\_KEY.KEYV[15:0] bits, IWDG would not stop counting. User can also configure IWDG freeze under certain working mode. IWDG provides freeze option in SLEEP, STOP0, STOP2 and STANDBY mode. When IWDG is on, it will force LSI clock to be on.

#### 13.4 User Interface

IWDG module user interface contains 4 registers: Key Register (IWDG\_KEY), Pre-scale Register (IWDG\_PREDIV), Reload Register (IWDG\_RELV) and Status Register (IWDG\_STS). Corresponding definition, width, address, read write access and reset information is shown in following table:

#### 13.4.1 Operate Process

When IWDG is reset enabled by software (write 0xAAAA to IWDG\_KEY.KEYV[15:0] bits) or hardware (clear WDG\_SW bit), it starts counting down from 0xFFF. Down counting gap is determined by pre-scale LSI clock. Once the counter is reloaded, each new round will start from the value in IWDG\_RELV.REL[11:0] instead of 0xFFF.

When program is running normally, software needs to feed IWDG before counter reaches 0 and start a new round of down counting. When counter reaches 0, this indicates program malfunction. IWDG generates reset signal under this circumstance.

If user wants to configure IWDG pre-scale and reload value register, it needs to write 0x5555 to IWDG\_KEY.KEYV[15:0] first, then confirm IWDG\_STS.CRVU bit and IWDG\_STS.PVU bit. IWDG\_STS.CRVU bit indicates reload value update is ongoing, IWDG\_STS.PVU indicates pre-scale divider ratio is updating. Only when those two bit are 0 then user can update corresponding value. When update is on-going, hardware sets corresponding bit to 1. At this time, reading IWDG\_PREDIV.PD[2:0] or IWDG\_RELV.REL[11:0] is invalid since data needs to be synchronized to LSI clock domain. The value read from IWDG\_PREDIV.PD[2:0] or IWDG\_RELV.REL[11:0] will be valid after hardware clears the IWDG\_STS.PVU bit or IWDG\_STS.CRVU bit.

If the application uses more than one reload value or prescaler value, it must wait until the IWDG\_STS.CRVU bit is reset before changing the reload value, the same as changing the prescaler value. However, after updating the prescale and/or the reload value, it is not necessary to wait until IWDG\_STS.CRVU bit or IWDG\_STS.PVU bit are reset before continuing code execution (even in case of low-power mode entry, the write operation is taken into account and will complete).

Pre-scale register and reload register controls the time that generates reset, as shown in Table 13-1.



Table 13-1 IWDG Counting Maximum And Minimum Reset Time

Pre-scale factor	PD[2:0]	Minimum (ms) RL[11:0]=0	Maximum (ms) RL[11:0]=0xFFF
/4	000	0.1	409.6
/8	001	0.2	819.2
/16	010	0.4	1638.4
/32	011	0.8	3276.8
/64	100	1.6	6553.6
/128	101	3.2	13107.2
/256	11x	6.4	26214.4

### 13.4.2 IWDG Configuration Flow

#### Software flow:

- 1. Write 0x5555 to IWDG\_KEY.KEYV[15:0] bits to enable write access of IWDG\_PREDIV and IWDG\_RELV registers.
- 2. Check IWDG STS.PVU bit or IWDG STS.CRVU bit, if they are 0, continue next step.
- 3. Configure IWDG PREDIV.PD[2:0] bits to select pre-scale value.
- 4. Configure IWDG RELV.REL[11:0] bits reload value.
- 5. Writing 0xAAAA to IWDG KEY.KEYV[15:0] bits to upload counter with reload value.
- 6. Enable watchdog by software or hardware writing 0xCCCC to IWDG KEY.KEYV[15:0] bits.

If user wants change pre-scale and reload value, repeat step 1~5. If not, just feed the dog with step 5.

# 13.5 IWDG Registers

### 13.5.1 IWDG Register Overview

**Table 13-2 IWDG Register Overview** 

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	1	0
000	IWDG_KEY								D															K	EYV	[15:0	0]						
0x00	Reset value								Rese	erved	1							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	IWDG_PREDIV														R	eserv	ed														P	D[2:0	)]
	Reset value																														0	0	0
0x08	IWDG_RELV			Reserved REL[11:0]																													




Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
	Reset value																					1	1	1	1	1	1	1	1	1	1	1	1
0x0C	IWDG_STS															Rese	erved	ı														CRVU	DAd
	Reset value																															0	0

# 13.5.2 IWDG Key Register (IWDG \_KEY

Address offset: 0x00

Reset value : 0x00000000



rc\_w0

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	KEYV[15:0]	Key value register: only certain value will serve particular function
		0xCCCC: Start watch dog counter, does not have any effect if hardware watchdog is enable, (if
		hardware watchdog is selected, it is not limited by this command word)
		0xAAAA: Reload counter with REL value in IWDG_RELV register to prevent reset.
		0x5555: Disable write protection of IWDG_PREDIV and IWDG_RELV register
		0x4567: Run time freeze for IWDG, stop IWDG when run
		0x89AB: Restore from run time freeze.

## 13.5.3 IWDG Pre-scaler Register (IWDG \_PREDIV)

Address offset: 0x04

Reset value: 0x00000000

31													16
	1		ı		Rese	rved			ı	1		'	
		!	l	!			!	!	l		!		
15		 		 						3	2		0
	1	1		Reserved			1	1				PD[2:0]	

Bit Field Name Description

31:3 Reserved Reserved, the reset value must be maintained.




Bit Field	Name	Description
2:0	PD[2:0]	Pre-frequency division factor
		Prescaler divider: with write access protection when IWDG_KEY.KEYV[15:0] is not 0x5555. The
		IWDG_STS.PVU bit must be 0 otherwise PD [2:0] value cannot be changed. Divide number is as
		follow:
		000 : divider /4
		001 : divider /8
		010 : divider /16
		011 : divider /32
		100 : divider /64
		101 : divider /128
		other : divider /256
		Note: reading this register will return the pre-divided value from the $V_{\rm DD}$ voltage domain. If a write
		operation is in progress, the read-back value may be invalid. Therefore, the read value is valid only
		when the IWDG_STS.PVU bit is '0'.

# 13.5.4 IWDG Reload Register (IWDG\_RELV)

Address offset: 0x08

Reset value: 0x00000FFF



Bit Field	Name	Description				
31:12	Reserved	Reserved, the reset value must be maintained.				
11:0	REL[11:0]	Watchdog counter reload value.				
		With write protection. Defines the reload value of the watchdog counter, which is loaded to the				
		counter every time 0xAAAA is written to IWDG_KEY.KEYV[15:0] bits. The counter then starts to				
		count down from this value. The watchdog timeout period can be calculated from this reloading				
		and the clock prescaler value, refer to Table 13-1.				
		This register can only be modified when the IWDG_STS.CRVU bit is '0'.				
		Note: reading this register will return the reload value from the $V_{DD}$ voltage domain. If a write				
		operation is in progress, the read-back value may be invalid. Therefore, the read value is valid only				
		when the IWDG_STS.CRVU bit is '0'.				


## 13.5.5 IWDG Status Register (IWDG\_STS)

Address offset: 0x0C

Reset value: 0x00000000







Bit Field	Name	Description				
31:2	Reserved	Reserved, the reset value must be maintained.				
1	CRVU	Watchdog reload value update				
		Reload Value Update: this bit indicates an update of reload value is ongoing. Set by hardware and				
		clear by hardware. Software can only try to change IWDG_RELV.REL[11:0] value when				
		IWDG_KEY.KEYV[15:0] bits' value is 0x5555 and this bit is 0.				
0	PVU	Watchdog prescaler value update				
		Prescaler Value Update: this bit indicates an update of prescaler value is ongoing. Set by hardware				
		and clear by hardware. Software can only try to change IWDG_PREDIV.PD[2:0] value when				
		IWDG_KEY.KEYV[15:0] bits' value is 0x5555 and this bit is 0.				



## 14 Window Watchdog (WWDG)

### 14.1 Introduction

The clock of the window watchdog (WWDG) is obtained by dividing the APB1 32MHz clock frequency by 4096, and it is used to detect abnormal program operation through the configuration of the time window. Therefore, WWDG is suitable for precise timing, and is often used to monitor software failures caused by external disturbances or unforeseen logic conditions, which cause an application to deviate from its normal operating sequence. A system reset occurs when the WWDG down counter is refreshed before reaching the window register value or after the WWDG CTRL.T6 bit becomes 0.

### 14.2 Main Features

- 14-bit programmable independent running down counter
- After WWDG is enabled, a reset occurs under the following conditions
  - The value of the decremented counter is less than 0x40.
  - When the decremented counter value is greater than the value of the window register, it is reloaded.
- Early wake-up interrupt: If the watchdog is started and the interrupt is enabled, wake-up interrupt (WWDG\_CFG.EWINT) will be generated when the count value reaches 0x40.

### **14.3 Function Description**

If the watchdog is activated (the WWDG\_CTRL.ACTB bit), when the 14-bit (WWDG\_CTRL.T[13:0]) down-counter reaches 0x3F(WWDG\_CTRL.T6 bit is cleared), or the software reloads the counter when the counter value is greater than the value of the window register, a system reset will be generated. In order to avoid system reset, the software must periodically refresh the counter value in the window during normal operation.




Figure 14-1 Watchdog Block Diagram

Set the WWDG\_CTRL.ACTB bit to enable the watchdog, and thereafter, the WWDG will remain on until reset occurs. The 14-bit down-counter runs independently, and the counter keeps counting down whether WWDG is enabled or not. Therefore, need to set any of higher 8 MSB bit (WWDG\_CTRL.T [13:6]) to 1, preventing reset right



immediately after enable. The prescaler value set by the clock APB1 and WWDG\_CFG.TIMERB[1:0] bits determine the decrement speed of the counter. WWDG\_CFG.W[13:0] bits set the upper limit of the window.

When the down-counter is refreshed before reaching the window register value or after WWDG\_CTRL.T6 bit becomes 0, a system reset will be generated. Figure 14-2 describes the operating process of the window register.

Set the WWDG\_CFG.EWINT bit to enable early wake-up interrupt. When the count-down counter reaches 0x40, an interrupt will be generated. You can analyze the cause of software failure or save important data in the corresponding interrupt service routine (ISR), and reload the counter to prevent WWDG from resetting. Write '0' to the WWDG STS.EWINTF bit to clear the interrupt.

### 14.4 Timing For Refresh Watchdog And Interrupt Generation




Figure 14-2 Refresh Window And Interrupt Timing Of WWDG

Watchdog refreshing window is between WWDG\_CFG.W[13:0] value (maximum value 0x3FFF) and 0x3F, refreshing outside this window will generates reset request to MCU. Counter counts down from 0x3FFF to 0x3F



using scaled APB1 clock, the maximum counting time and minimum counting time is shown in Table 14-1 (assuming APB1 clock 32 MHz) with calculate equation:

$$T_{WWDG} = T_{PCLK1} \times 4096 \times 2^{TIMERB} \times (T[13:0] - 0X3F + 1)$$

In which:

TwwDG:WWDG timeout

TPCLK1: APB1 clock interval in ms

Minimum-maximum timeout value at PCLK1 = 32MHz

Table 14-1 Maximum And Minimum Counting Time Of WWDG

TIMERB	Maximum Counting (ms)	Minimum Counting (ms)
0	2089	0.128
1	4178	0.256
2	8356	0.512
3	16712	1.024

### 14.5 Debug Mode

In debug mode (Cortex®-M4F core stops), WWDG counter will either continue to work normally or stops, depending on DBG\_CTRL.WWDG\_STOP bit in debug module. If this bit is set to '1', the counter stops. The counter works normally when the bit is '0'. See the Section 22.3.2 on debugging module for details.

### 14.6 User Interface

#### 14.6.1 WWDG Configuration Flow

- 1) Configure RCC APB1PCLKEN.WWDGEN[11] bit to enable the clock of WWDG module;
- 2) Software setting WWDG\_CFG.TIMERB[15:14] bits to configure pre-scale factor for WWDG.
- 3) Software configure WWDG\_CTRL.T [13:0] bits, setting starting value of counter. Need to set any of higher 8 MSB bit (WWDG\_CTRL.T [13:6]) to 1, preventing reset right after enable.
- 4) Configure WWDG CFG.W[13:0] bits to configure upper boundary window value;
- 5) Setting WWDG CTRL.ACTB[14] bit to enable WWDG;
- 6) Software operates WWDG\_STS. EWINTF[0] bit to clear wake-up interrupt flag;
- 7) Configure WWDG CFG. EWINT[16] bit to enable early wake-up interrupt.



# 14.7 WWDG Registers


## 14.7.1 WWDG Register Map

**Table 14-2 WWDG Register Overview** 

Offset	Register	31	30	29	28	27	26	35	3 5	<b>+</b> 7	23	22	21	20	19	18	12	, ,	16	15	14	13	12	11	10	6	~	)	7	9	5	4	3	2	-	0
0x00	WWDG_CTRL										Reserved										ACTB						•	•	Т			•			J	
	Reset value																				0	1	1	1	1	1	1		1	1	1	1	1	0	0	0
0x04	WWDG_CFG								Dogwerod	Keserved									EWINT	TIMERB									W							
	Reset value																		0	0	0	1	1	1	1	1	1		1	1	1	1	1	0	0	0
0x08	WWDG_STS		_	_	_	_		_		_						_	_		Reserved	_	_			_			_	_		_			_		_	EWINTF
	Reset value																																			0

### 14.7.2 WWDG Control Register (WWDG\_CTRL)

Address offset : 0x00 Reset value : 0x00003FFF




Bit Field	Name	Description				
31:15	Reserved	Reserved, the reset value must be maintained.				
14	ACTB	Activation bit				
		When ACTB=1, the watchdog can generate a reset. This bit is set by software and only cleared by				
		hardware after a reset. When ACTB = 1, the watchdog can generate a reset.				
		0: Disable watchdog				
		1: Enable watchdog				
13:0	T[13:0]	These bits contain the value of the watchdog counter. It is decremented every (4096x2 <sup>TIMERB</sup> ) PCLK1				
		cycles. A reset is produced when it rolls over from 0x40 to 0x3F (T6 becomes cleared).				

## 14.7.3 WWDG Config Register (WWDG\_CFG)

Address offset: 0x04




Reset value: 0x00003FFF



Bit Field	Name	Description						
31:17	Reserved	Reserved, the reset value must be maintained.						
16	EWINT	Early wake-up interrupt						
		When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is only						
		cleared by hardware after a reset.						
15:14	TIMERB[1:0]	Timer base.						
		The time base of the prescaler can be modified as follows:						
		00: CK Counter Clock (PCLK1 div 4096) div 1						
		01: CK Counter Clock (PCLK1 div 4096) div 2						
		10: CK Counter Clock (PCLK1 div 4096) div 4						
		11: CK Counter Clock (PCLK1 div 4096) div 8						
13:0	W[13:0]	14-bit window value						
		These bits contain the window value to be compared to the down counter.						

### 14.7.4 WWDG Status Register (WWDG\_STS)

Address offset: 0x08 Reset value: 0x0000





# 15 Analog to Digital Conversion (ADC)

### 15.1 Introduction

The 12-bit ADC is a high-speed analog-to-digital converter using successive approximation. It has 19 channels, measuring 16 external and 3 internal signal sources. The A/D conversion of each channel has four execution modes: single, continuous, scan or discontinuous. ADC measurements are stored (left-aligned/ right-aligned) in 16-bit data registers. The application can detect that the input voltage is within user-defined high/low thresholds by analog watchdog and the maximum frequency of the input clock to the ADC is 72MHz.

### 15.2 Main Features

- Supports 1 ADC, supports single-ended and differential inputs, and can measure up to 16 external and 3 internal sources
- Support 12-bit, 10-bit, 8-bit, 6-bit configurable resolution. The highest sampling rate is 4.2MSPS at 12bit resolution
- ADC clock source is divided into working clock source, sampling clock source and timing clock source
  - Only AHB\_CLK can be configured as the working clock source.
  - PLL can be configured as a sampling clock source, up to 72MHz, supporting frequency division 1,2,4,6,8,10,12,16,32,64,128,256
  - The AHB\_CLK can be configured as the sampling clock source, up to 72MHz, and supporting frequency division 1,2,4,6,8,10,12,16,32
  - The timing clock is used for internal timing functions and the frequency must be configured to 1MHz
- Supports timer trigger ADC sampling
- Programmable channel sampling interval
- Support auto scan mode
- Support 2 conversion modes
  - Single conversion
  - Continuous conversion
- Support discontinuous mode
- Support self-calibration
- Support DMA
- Interrupt generation
  - At the end of conversion
  - At the end of injection conversion
  - Analog watchdog event




- Data alignment with embedded data consistency
- Both regular conversions and injection conversions have external triggering options
- ADC power requirements: 2.4V to 3. 6V
- $\bullet \qquad \text{ADC input voltage range: } V_{\text{REF-}} \leq V_{\text{IN}} \leq V_{\text{REF+}}$

## 15.3 Function Description

Figure 15-1 is a functional block diagram of an ADC.

Figure 15-1 Block Diagram Of A Single ADC



**Table 15-1 ADC Pins** 

Name	Signal Types	Annotations
$V_{DDA}(1)$	Input, analog power supply	Equivalent to $V_{DD}$ analog power supply and: $2.4V \le V_{DDA} \le$
		$V_{DD}(3.6V)$



Vssa(1)	Input, analog power supply ground	Equivalent to Vss Analog power supply ground
$ m V_{REF^+}$	Input, analog reference positive	High/positive reference voltage used by ADC, $2.4V \le V_{REF+} \le V_{DDA}$
V <sub>REF</sub> -	Input, analog reference negative	The low/negative reference voltage used by the ADC, $V_{REF-} = V_{SSA}$
ADCx_IN[16:1]	Analog input signal	16 analog external input channels

#### Notes:

- 1.  $V_{DDA}$  and  $V_{SSA}$  should be separately connected to  $V_{DD}$  and  $V_{SS}$ .
- 2. If there is a V<sub>REF</sub>- Pins (depending on the package), it must be connected to VSSA.
- 3. If there are no VREF+ pins (depending on the package), try to ensure that the voltage values of  $V_{DDA}$  and  $V_{DD}$  are the same, otherwise the ADC accuracy will be affected.

#### **15.3.1 ADC Clock**

An ADC requires three clocks, HCLK, ADC\_CLK and ADC\_1MCLK.

- HCLK is used for the register access.
- ADC\_CLK is the working clock of ADC. ADC\_CLK has two sources (divided from HCLK or divided from PLL). The HCLK divided clock and system clock are synchronous clock, while the PLL divided clock and system clock are asynchronous clock. The advantage of using PLL's divider clock is that the ADC's working clock can be handled independently without affecting other modules attached to the HCLK
- ADC\_1MCLK is used for internal timing function, configured in RCC, the frequency must be configured to 1MHz

#### Notes:

- 1. When configuring PLL as a clock source, the maximum frequency can reach 72MHz, supporting division factors of 1,2,4,6,8,10,12,16,32,64,128,256
- 2. The AHB\_CLK frequency division can be configured as a working clock up to 72MHz. The AHB\_CLK frequency division can be 1,2,4,6,8,10,12,16,32
- 3. When switching the ADC 1M clock source, you need to ensure that the HSI clock is turned on






Figure 15-2 ADC Clock

#### 15.3.2 ADC Switch Control

You can proceed to the next step only after the power-up process is complete. You can check if the power-up is complete by polling the ADC\_CTRL3.RDY bit.

You can set the ADC\_CTRL2.ON bit to turn on the ADC. When the ADC\_CTRL2.ON bit is set for the first time, it wakes up the ADC from the power-off state. After a power-on delay of ADC (t<sub>STAB</sub>), and the conversion begins when the ADC\_CTRL2.ON bit is set again.

The conversion can be stopped by clearing the ADC\_CTRL2.ONbit and placing the ADC in power-off mode. In this mode, the ADC consumes almost no power consumption (just a few  $\mu$ A). Power-down can be checked by polling the ADC\_CTRL3.PDRDY bit.

When the ADC is disabled, the default mode is power-down. In this mode, as long as the power is on, there is no need to re-calibrate, and the calibration value is automatically maintained in the ADC. To further reduce power consumption, the ADC has a deep SLEEP mode. When ADC is disabled, it will enter SLEEP mode, the calibration value inside the ADC is lost and needs to be recalibrated. Deep SLEEP saves about 0.2µA of power consumption.

#### 15.3.3 Channel Selection

Each channel can be configured as a regular sequence and an injection sequence.

The injection sequence consists of multiple conversions, up to a maximum of 4. The ADC\_JSEQ register specifies the injection channel and the conversion sequence of the injection channel. The ADC\_JSEQ.JLEN[21:20] bits specified injection sequence length.

The regular sequence consists of multiple conversions, up to a maximum of 16. The ADC\_RSEQx registers specify the regular channels and the conversion sequence of the regular channels. The ADC\_RSEQ1.LEN[23:20] bits specified regular channel sequence length.



Note: during conversion, changes to the ADC\_RSEQx or ADC\_JSEQ registers are prohibited; the ADC\_RSEQx or ADC\_JSEQ registers can only be changed when the ADC is idle.




Figure 15-3 ADC Channels And Pin Connections

### 15.3.4 Internal Channel

- The temperature sensor connects to channel ADC IN17
- V<sub>DDA</sub> connects to channel ADC IN18
- V<sub>REFINT</sub> connects to ADC IN0



Internal channels can be converted by injection or regular channels.

#### 15.3.5 **Single Conversion Mode**

The ADC can enter the single conversion mode by configuring ADC CTRL2.CTU to 0. In this mode, external triggering(for regular channels or injected channels) or setting ADC CTRL2.ON=1(for regular channels only) can start the ADC to start conversion, and the ADC only performs one conversion.

After the conversion starts, when an injected channel conversion is completed, the injected channel conversion end flag(ADC STS.JENDC) will be set to 1. If the injected channel conversion end interrupt(ADC CTRL1.JENDCIEN) bit is set to 1, an interrupt will be generated at this time, and the converted data will be stored in the ADC JDATx register.

After the conversion starts, when a regular channel conversion is completed, the regular channel conversion end flag(ADC STS.ENDC) will be set to 1. If the regular channel conversion end interrupt(ADC CTRL1.ENDCIEN) bit is set to 1, an interrupt will be generated at this time, and the converted data will be stored in the ADC DAT register.

After single conversion, the ADC stops.

#### 15.3.6 **Continuous Conversion Mode**

The ADC can enter the continuous conversion mode by configuring ADC CTRL2.CTU to 1. In this mode, external triggering or setting ADC CTRL2.ON to 1 can start the ADC to start conversion, and the ADC will continuously convert the selected channel. Continuous mode is only valid for regular channels, not for injected channels.

After the conversion starts, when a regular channel conversion is completed, the regular channel end of conversion flag bit (ADC STS.ENDC) will be set to 1. If the regular channel conversion end interrupt bit (ADC CTRL1.ENDCIEN) is set to 1 at this time, an interrupt will be generated. The converted data will be stored in the ADC DAT register.

#### **Timing Diagram** 15.3.7

When ADC CTRL2.ON is set to 1 for the first time, the ADC is powered on. After the ADC is powered on, the ADC needs a certain time(tstab) to ensure its stability. After the ADC is stabilized, ADC CTRL2.ON is set to 1. At this time, set ADC CTRL2.ON to 1 again through software. To start the conversion and after 14 cycles, the end of conversion flag bit will be set to 1 after the conversion is completed.

Email: sales@nsing.com.sg






Figure 15-4 Timing Diagram

#### 15.3.8 Analog Watchdog

The analog watchdog can be enabled on the regular channel by setting ADC\_CTRL1.AWDGERCH to 1, or the analog watchdog on the injection channel can be enabled by setting ADC\_CTRL1.AWDGEJCH to 1. The high threshold of the analog watchdog can be set by configuring ADC\_WDGHIGH.HTH, and the low threshold of the analog watchdog can be set by configuring ADC\_WDGLOW.LTH. The threshold of the analog watchdog has nothing to do with the way of data alignment, because the conversion value of the ADC is related to the comparison of the thresholds is done before it is done. When the value of ADC analog conversion is higher than the high threshold of the analog watchdog or lower than the low threshold of the analog watchdog, the analog watchdog flag (ADC\_STS.AWDG) will be set to 1, if ADC\_CTRL1.AWDGIEN has been configured to 1, an interrupt will be generated at this time. The analog watchdog can be controlled for one or more channels by configuring ADC\_CTRL1.AWDGSGLEN and ADC\_CTRL1.AWDGCH[4:0].

Scenario That Simulates A Watchdog ADC\_CTRL1 Register Control Bit AWDGERCH a AWDGEJCH a AWDGSGLEN a Any value There is none 0 All injection channels 0 1 0 0 All regular channels 1 All injection and regular channels 0 1 1 A single<sup>(1)</sup>Injection channel 0 1 1 1 0 A single<sup>(1)</sup>Regulars of the channel A single<sup>(1)</sup>Injection or regular channels 1 1 1

**Table 15-2 Analog Watchdog Channel Selection** 



(1) Select by ADC CTRL1.AWDGCH[4:0] bit

#### 15.3.9 Scan Mode

By configuring ADC\_CTRL1.SCAMD to 1, the scan conversion mode can be turned on, and by configuring the four registers ADC\_RSEQ1, ADC\_RSEQ2, ADC\_RSEQ3, ADC\_JSEQ, the conversion sequence can be selected, and the ADC will scan and convert all the regular or injected channels. After the conversion is started, the channels will be converted one by one. If ADC\_CTRL2.CTU is 1 at this time, the conversion will be restarted from the first channel of the conversion sequence after the conversion of all regular channels is completed. Injected channel does not support continuous mode. The DMA function can be turned on by setting ADC\_CTRL2.ENDMA to 1, and the DMA will transfer the data to the SRAM after the regular channel conversion is completed.

#### 15.3.10 Injected Channel Management

#### 15.3.10.1 Automatic injection

If ADC\_CTRL1.AUTOJC bit is set, then the injected channels are automatically converted following the regular channels mentioned by ADC\_RSEQx and ADC\_JSEQx. A single trigger can conver up to 16+ 4 channels. Setting ADC\_CTRL2.CTU the conversion sequence will be converted continuously.

When this function is turned on, the external trigger of the injection channel needs to be turned off.

This function cannot be used with the discontinuous mode at the same time.

When the ADC clock prescale factor is 2, there is a delay of two ADC clock intervals when the conversion sequence changes from regular to injection or injection to regular. When the ADC clock prescale factor is 4 to 8, there is a delay of one ADC clock intervals when the conversion sequence changes from regular to injection or injection to regular.

#### 15.3.10.2 Triggered injection

Set ADC\_CTRL1.AUTOJC to 0 and ADC\_CTRL1.SCAMD to 1 to enable the trigger injection function. In this function, the conversion on regular channels either by setting the ADC\_CTRL2.ON or by external trigger in continuous mode. When the regular channel is converted, if an external injection trigger is generated, the current conversion will be suspended, and the injected sequence channel will start conversion. When the injected sequence channel conversion is completed, the interrupted conversion of regular sequence channel will be resumed. If a regular event is generated during the injection conversion, the regular sequence channel will start conversion after the injected sequence channel conversion is completed.

When using this feature, the time interval between injected channel triggers are fired needs to be greater than the time it takes for the injected sequence to complete the transition.






Figure 15-5 Injection Conversion Delay

Note: (1) For the maximum delay value, please refer to the electrical characteristics section in the data manual.

#### 15.3.11 Discontinuous Mode

### 15.3.11.1 Regular channels

Configure ADC\_CTRL1.DREGCH to 1 to enable the discontinuous mode on the regular channel, obtain the regular sequence by configuring ADC\_RSEQ1, ADC\_RSEQ2, ADC\_RSEQ3, and configure ADC\_CTRL1.DCTU[2:0] to control the conversion of n channels each time a trigger signal is generated.

When the trigger signal is generated, it will convert n channels of the regular sequence and then stop, until the next trigger signal is generated. Next trigger will continue to convert n channels from the point where the previous conversion stopped, until all channels of the regular sequence are converted (If the last trigger occurs and the remaining channels in the conversion sequence are less than n, only the remaining channels will be converted and the conversion will be stopped ), and the end of conversion flag bit will also be set to 1. When the conversion of all channels in the conversion sequence is completed, and the next trigger signal occurs, the conversion starts from the first channel of the regular sequence again.

#### 15.3.11.2 Injected channels

Configure ADC\_CTRL1.DJCH to 1 to enable the discontinuous mode on the injection channel, obtain the injection sequence by configuring ADC\_JSEQ.

When the trigger signal is generated, it will convert 1 channel of the injection sequence and then stop, until the next trigger signal is generated. Next trigger will continue to convert 1 channel from the point where the previous conversion stopped until all channels of the injection sequence are converted, and the end of conversion flag bit will also be set to 1. When the conversion of all channels in the conversion sequence is completed, and the next trigger signal occurs, the conversion starts from the first channel of the injection sequence again.



Only one of injection conversion and regular conversion can be set to discontinuous mode at the same time, and the automatic injection function and discontinuous mode cannot be set at the same time.

#### 15.4 Calibration

To reduce errors, the ADC will have a built-in self-calibration mechanism. Before the A/D conversion, this self-calibration mechanism is used to calculate a calibration factor on each capacitor. Errors due to changes in the internal capacitor bank during conversion are eliminated by this calibration factor. The application program sets the ADC\_CTRL2.ENCAL bit to 1 to start self-calibration. During the calibration, the ADC\_CTRL2.ENCAL bit remains 1. After the calibration, the ADC\_CTRL2.ENCAL bit is cleared by hardware, and then the A/D conversion starts.

There are two points to note when using the self-calibration mechanism:

- It is recommended to perform a calibration after each power-on. If the ADC has been converted and is in continuous conversion mode, the calibration operation cannot be completed.
- The default is single-end calibration, and for differential automatic calibration, you must set ADC\_CTRL3.CALDIF to 1. Then write 1 to ADC\_CTRL2.ENCAL bit and wait for calibration complete (ADC CTRL2.ENCAL bit will clear 0 automatically after calibration)




Figure 15-6 Calibration Sequence Diagram

### 15.5 Data Aligned

There are two alignment methods for data storage after conversion: left-aligned and right-aligned. The alignment can be set by the ADC\_CTRL2.ALIG bit. ADC\_CTRL2.ALIG = 0 is right-aligned, as shown in Table 15-3, ADC\_CTRL2.ALIG = 1 is left-aligned, as shown in Table 15-4.

For injected sequence, the SYM bit is the extended sign value, and the data stored in the register is the conversion result minus the user-defined offset in the ADC\_JOFFSETx register, so the result can be a negative value; for regular sequence, there is no need to subtract offset value.



#### Table 15-3 Right-Align Data

The Injection se	equence
------------------	---------

(	1	2	hi	it	reso	lutio	n)
١		_	U.	ιι	1030	iuiio	11,

			_						_							
SYM	SYM	SYM	SYM	D11	D10	D9	D8	D7	D	6	D5	D4	D3	D2	D1	D0
(10bit re	esolution	)														
SYM	SYM	SYM	SYM	SYM	SYM	D9	D8	D7	D	6	D5	D4	D3	D2	D1	D0
(8bit res	olution)															
SYM	SYM	SYM	SYM	SYM	SYM	SYM	SYM	D7	Γ	<b>)</b> 6	D5	D4	D3	D2	D1	D0
(6bit resolution)																
SYM	SYM	SYM	SYM	SYM S	SYM S	SYM S	YM S	YM	SYM	D	5	D4	D3	D2	D1	D0

#### The regular sequence

#### (12bit resolution)

0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

#### (10bit resolution)

`															
0	0	0	0	0	0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
(8bit reso	olution)														
0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0
(6bit reso	olution)														
0	0	0	0	0	0	0	0	0	0	D5	D4	D3	D2	D1	D0

#### Table 15-4 Left-Aligne Data

#### Injection sequence

#### (12bit resolution)

SYM	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0
(10bit res	solution)														
SYM	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0
(8bit reso	olution)														
SYM	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0

(6bit resolution)



SYM	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	0	0
The regu	•														
(12bit res	solution)														
D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
(10bit res	solution)	ı													
D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0
(8bit reso	olution)														
D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	0
(6bit reso	olution)										·				
D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	0	0	0

### 15.6 Programmable Channel Sampling Time

Specify the number of sampling cycles of ADC in ADC\_SAMPT1.SAMPx[2:0] and ADC\_SAMPT2.SAMPx[2:0], and then the ADC samples the input voltage in the specified sampling cycle. For different channels, you can select different sampling time. The total conversion time is calculated as follows:

$$T_{CONV} = Sampling time + x cycles$$

Note: x at the resolution of 6/8/10/12 bit corresponds to 6.5/8.5/10.5/12.5.

Example:

ADCCLK=72MHz, the sampling time is 4.5 cycles and resolution is 12bit, the total conversion time is "4.5 + 12.5" ADCCLK Cycles, that is:

$$T_{CONV} = 4.5 + 12.5 = 17 \text{ cycle} = 0.2125 \mu \text{s}$$

### 15.7 Externally Triggered Conversion

For the regular sequence, software sets the ADC\_CTRL2.EXTRTRIG bit to 1, then the regular channel can use the rising edge of the external event to trigger the start conversion, and then the software sets the ADC\_CTRL2.EXTRSEL[2:0] bits to select the external trigger source of the regular sequence. The external trigger source selection is shown in the table below. If you select EXTI line 0~15 or TIM8\_TRGO as the external trigger source, you can set the AFIO\_RMP\_CFG.ADC\_ETRR and AFIO\_RMP\_CFG.ADC\_ETRR[3:0] bits to implement; if you select SWSTRRCH as the external trigger source, you can start the regular channel conversion by setting ADC\_CTRL2.SWSTRRCH to 1.

Table 15-5 ADC Is Used For External Triggering Of Regular Channels

EXTRSEL[2:0]	Trigger Source	Туре
000	TIM1_CC1 event	Internal signal from the on-chip timer



EXTRSEL[2:0]	Trigger Source	Туре
001	TIM1_CC2 event	
010	TIM1_CC3 event	
011	TIM2_CC2 event	
100	TIM3_TRGO event	
101	TIM4_CC4 event	
110	EXTI line 0~15/TIM8_TRGO event	External pin/internal signal from on-chip timer
111	SWSTRRCH	Software control bit

For the injected sequence, the software sets the ADC\_CTRL2.EXTJTRIG bit to 1, then the injected channel can use the rising edge of the external event to trigger the conversion, and the software sets the ADC\_CTRL2.EXTJSEL[2:0] bits to select the external trigger source of the injected sequence. The external trigger source selection is shown in the table below. If you select EXTI line 0~15 or TIM8\_CC4 as the external trigger source, you can set the AFIO\_RMP\_CFG.ADC\_ETRI and AFIO\_RMP\_CFG.ADC\_ETRI[3:0] bits to implement; if you select SWSTRJCH as the external trigger source, you can start the injected channel conversion by setting ADC\_CTRL2.SWSTRJCH to 1.

Table 15-6 ADC Is Used For External Triggering Of Injection Channels

EXTJSEL[2:0]	Trigger source	Туре
000	TIM1_TRGO event	
001	TIM1_CC4 event	
010	TIM2_TRGO event	Internal since form the second in time.
011	TIM2_CC1 event	Internal signal from the on-chip timer
100	TIM3_CC4 event	
101	TIM4_TRGO event	
110	EXTI line 0~15/TIM8_CC4 event	External pin/internal signal from on-chip timer
111	SWSTRJCH	Software control bit

Note: injection triggers can interrupt conversion of the regular sequence.

### 15.8 DMA Requests

In order to avoid excessive data load when converting multiple regular channels, resulting in errors in the regular channel conversion result stored in the ADC\_DAT register, you can set the ADC\_CTRL2.ENDMA bit to 1 to use the DMA mode. When the ADC regular channel conversion ends, it will be A DMA request is generated. After receiving the request, the DMA will transfer the converted data from the ADC\_DAT register to the destination address specified by the user.

### 15.9 Temperature Sensor

Set the ADC\_CTR2.TEMPEN bit to 1 to enable the temperature sensor and VREFINT, and use the temperature sensor to detect the ambient temperature when the device is operating. The output voltage sampled by the temperature sensor is converted into a digital value by the ADC\_IN17 channel. When the temperature sensor is working, the ideal sampling time is 17.1us; when the temperature sensor is not working, the ADC\_CTR2.TEMPEN bit can be cleared by software to reduce power consumption. Figure 15-7 is a block diagram of a temperature sensor.



The output voltage of the temperature sensor changes linearly with temperature. Different chips will have different offsets in the temperature curve due to different production processes. Through testing, it is found that the maximum offset is 3°C. This characteristic makes the internal temperature sensor more suitable for detecting temperature changes. Not suitable for measuring absolute temperature. When accurate temperature measurement is required, an external temperature sensor should be used.

TEMPERATURE SENSOR

ADC\_IN17

ADC channels

ADC\_IN0

Figure 15-7 Temperature Sensor And VREFINT Diagram Of The Channel

#### 15.9.1 Temperature Sensor Using Flow

- 1) Configure the channel (ADC\_IN17) and sampling time of the channel to be 17.1 us
- 2) Set ADC CTRL2.TEMPEN bit to 1 to enable temperature sensor and VREFINT
- 3) Set ADC\_CTRL2.ON bit to 1 to start ADC conversion (or through external trigger)
- 4) Read the temperature data in the ADC data register, and calculate the temperature value by the following formula:

Temperature (°C) = 
$$\{(V_{Temperature} - V_{SENSE}) / Avg Slope\} + Temperature - T_{offset}$$

In which:

 $V_{Temperature}$  = Temperature corresponds to  $V_{SENSE}$ 

Toffset = 1.25°C

Temperature is the calibration temperature

Avg Slope = temperature and  $V_{SENSE}$  Average slope of a curve (mV/°C or  $\mu$ V/°C)

Refer to the Electrical characteristics chapter in the datasheet for actual Avg\_Slope value.



Note: there is a settling time before the sensor wakes up from the power-off mode to the correct output of V<sub>SENSE</sub>; there is also a settling time after the ADC is powered on, so in order to shorten the delay, the ADC\_CTRL2.TEMPEN and ADC\_CTRL2.ON bits should be set at the same time.

### 15.10 ADC Interrupt

ADC interrupts can be from an end of regular or injected sequence conversion, an analog watchdog event when input voltage exceeds the threshold, any end of regular or injected channel conversion. These interrupts have independent interrupt enable bits.

There are 2 status flags in the ADC\_STS register: injected sequence channel conversion started (JSTR) and regular sequence channel conversion started (STR). But there are no interrupts associated with these two flags in the ADC.

**Table 15-7 ADC Interrupt** 

Interrupt Event	Event Flags	Enable Control Bit
Regular or injection sequence conversion is complete	ENDC	ENDCIEN
The injection sequence conversion is complete	JENDC	JENDCIEN
The simulated watchdog status bit is set	AWDG	AWDGIEN
Any regular channel interruption is enabled	ENDCA	ENDCAIEN
Any injection channel interruption is enabled	JENDCA	JENDCAIEN

# 15.11 ADC Registers

Refer to Section 1. 1 for some abbreviations used in register descriptions.

These peripheral registers must be operated in word (32-bit) mode.



# 15.11.1 ADC Register Overview

### **Table 15-8 ADC Register Overview**


Offset	Register	31	28 28 27	26	24	23	21	20	19	18	17	16	15	41	13	12	Ξ	10	6	8	7	9	5	4	3	2	_	0
		.,	.,,,,,,,,,														CA	CA	~	2	ЭС	)C	ЭG					
000h	ADC_STS							R	leserve	ed												JENDCA	ENDCA	STR	JSTR	JENDC	ENDC	AWDG
	Reset Value																					0	0	0	0	0	0	0
						SCH CH											Ή	C	LEN	Д	EN	EN	z					
004h	ADC_CTRL1		Reserved			AWDGERCH AWDGEJCH		Reserved	Ι	OUSEI	L[3:0	]	DC	TU[2	:0]	DJCH	DREGCH	AUTOJC	OSSC	SCANMD	JENDCIEN	AWDGIEN	ENDIEN		AWD	GCH	[4:0]	
00411			Reserved			AWDGERCH AWDGEJCH		Rese								П	DR	ΑI	AWDGSGLEN	SC	Æ	ΑW	Ē					
	Reset Value					0 0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
						z H	H	IG		2:0]			E.		2:0]					_						,		
0001	ADC_CTRL2		D 1			TEMPEN WSTRRC	SWSTRJCH	EXTRTRIG		SEL		rved	EXTJTRIG		SEL[		ALIG	1	Day.	ENDMA			rved			ENCAL	CTU	NO
008h			Reserved			TEMPEN	SWS	EXI		EXTRSEL[2:0]		Reserved	EX		EXTJSEL[2:0]		٧	-	Reserved	E			Reserved			E	0	
	Reset Value				F	0 0	0	0	0	0	0		0	0	0	0	0 0									0	0	0
						2:01	1		2:0]			2:0]	[2:0]								2:0]			[0:3			2:0]	
00.01	ADC_SAMPT1		D 1			SAMP17[2:0]	•		SAMP16[2:0]			SAMP15[2:0]			SAMP14[2:0]		SAMP13[2:0]				SAMP12[2:0]			SAMP11[2:0]			SAMP10[2:0]	
00Ch			Reserved			SAM			SAM			SAM			SAM			SAM			SAM			SAM			SAM	
	Reset Value					0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	SAMP9[2:0]   SAMP8[2:0]   SAMP7[2:0]   SAMP5[2:0]   SAMP5[2:0]   SAMP4[2:0]   SAM													[2:0]			[2:0]			[2:0]			[2:0]			
010h	ADC_SAMPT2	Reserved	MP9	MP8		MP7			MP6			MP5			MP4			SAMP3[2:0]			SAMP2[2:0]			SAMP1[2:0]			SAMP0[2:0]	
		Res					_																					_
	Reset Value ADC_JOFFSET1													0	0	0	0	0	0 OFFS	0 SETJO	0 CH1[1	0 1:01	0	0	0	0		
014h	Reset Value		Reserved												0	0	0	0	0	0	0	0	0	0	0	0		
018h	ADC_JOFFSET2		Reserved																	OFFS	SETJO	CH2[1	1:0]					
	Reset Value		Reserved													0 0 0 0 0 0 0 0 0 0 0								0	0			
01Ch	ADC_JOFFSET3					Re	served									OFFSETJCH3[11:0]								0				
	Reset Value ADC JOFFSET4												0 0 0 0 0 0 0 0 0 0 0 0 0								0	0						
020h	Reset Value					Re	served							OFFSETJCH4[11:0]									0					
	ADC_WDGHIGH																0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
024h	Reset Value					Re	served															0	0					
028h	ADC_WDGLOW					Do	served														]	LTH[	11:0]					
02011	Reset Value					KC	sci ved										0	0	0	0	0	0	0	0	0	0	0	0
02Ch	ADC_RSEQ1		Reserved			LE	N[3:0]			SEQ	)16[4	:0]			SEC	Q15[4	:0]			SEC	Q14[4	:0]			SEC	Q13[4	:0]	
	Reset Value					0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
030h	ADC_RSEQ2	Reserved	SEQ12[4	1:0]		SEQ11	[4:0]			SEQ	210[4	:0]			SE	Q9[4:	0]			SE	Q8[4:	:0]			SE	Q7[4:	0]	
05011	Reset Value	Res	0 0 0	0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	ADC_RSEQ3	ved	SEQ6[4	:01		SEQ5	4:01			SEC	Q4[4:	:01			SE	Q3[4:	01			SE	Q2[4:	:01			SE	Q1[4:	01	
034h	Reset Value	Reserved		0 0	0	0 0		0	0		0		0	0		0		0	0		0		0	0		0		0
	reser varae			0 0	0	0 0	_			v	U	U	Ů			Ů	•	0		v	v	v		0		U		Ť
038h	ADC_JSEQ		Rese	rved				JEN[1:0]		JSE	Q4[4	:0]			JSE	Q3[4	:0]			JSE	EQ2[4	:0]			JSE	Q1[4	:0]	
	Reset Value						0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
03Ch	ADC_JDAT1				Reser	ved															[15:0]							
OSCII	Reset Value				Kesel	, cu							0	0	0	0	0	0			0		0	0	0	0	0	0
040h	ADC_JDAT2 Reset Value				Reser	ved							0	0	0	0	0	0			0		0	0	0	0	0	0
044h	ADC_JDAT3				Reser	ved									-			-			[15:0]		-	-				
07411	Reset Value				Kesel	· cu							0	0	0	0	0	0			0	0	0	0	0	0	0	0
048h	ADC_JDAT4  Reset Value	Reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											0	0	0	0												
0401	ADC_DAT				Darr	ua d							Ü	J	U	0	Ü	v		DAT[		Ü	Ü	U		v	0	
04Ch	Reset Value				Reser	ved							0	0	0	0	0	0	_	0		0	0	0	0	0	0	0
050h	ADC_DIFSEL			Reserve	ed												D	IFSEI	L[18:0	]								Reserved
05011	Reset Value			ICCSCI VC	AI .					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Rest
054h	ADC_CALFACT		Reserve	ed				CALF	ACTI	D[6:0]						Re	eserve	ed					(	ALF	ACTS	S[6:0]		



	Reset Value	0 0 0 0 0 0						0	0	0	0	0	0	0
058h	ADC_CTRL3	Reserved	VABTMEN	DPWMOD	JENDCAIEN	ENDCAIEN	BPCAL	PDRDY	RDY	CKMOD	CALALD	CALDIF	RES[1:0]	,
	Reset Value		0	0	0	0	0	0	0	0	0	0	0	0
05Ch	ADC_SAMPT3	Reserved									SAMPSEL		SAMP[2:0]	
	Reset Value										0	0	0	0

# 15.11.2 ADC Status Register (ADC\_STS)

Address offset: 0x00



Bit Field	Name	Description
31:7	Reserved	Reserved, the reset value must be maintained
6	JENDCA	Any injected channel end of conversion flag
		This bit is set by hardware at the end of any injection channel conversion and cleared by
		software.
		0: Conversion is not complete;
		1: Conversion is complete.
5	ENDCA	Any regular channel end of conversion flag
		This bit is set by hardware at the end of any channel (regular or injection) conversion and cleared
		by software.
		0: Conversion is not complete;
		1: Conversion is complete.
4	STR	Regular channel start flag
		This bit is set by hardware at the start of regular channel conversion and cleared by software.
		0: Regular channel conversion has not started.
		1: Regular channel conversion has started.
3	JSTR	Injected channel start flag
		This bit is set by hardware at the start of the injection channel conversion and cleared by
		software.
		0: Injection sequence channel conversion has not started.
		1: Injection sequence channel conversion has started.
2	JENDC	Injected channel end of conversion
		This bit is set by hardware at the end of all injection sequence channel conversions and cleared
		by software
		0: Conversion is not complete.



Bit Field	Name	Description
		1: Conversion is complete.
1	ENDC	Regular channel end of conversion
		This bit is set by hardware at the end of all regular( or injection) sequence channel conversion
		and cleared by software
		0: Conversion is not complete.
		1: Conversion is complete.
0	AWDG	Analog watchdog flag
		This bit is set by hardware and cleared by software when converted voltage values are outside
		the range defined by the ADC_LTR and ADC_HTR registers
		0: Analog watchdog event not occurs;
		1: Analog watchdog event occurs.

# 15.11.3 ADC Control Register 1 (ADC\_CTRL1)

Address offset: 0x04

31							24	23	22	21	20	19			16
		1	Rese	erved		1	.	AWDG ERCH	AWDG EJCH	Rese	rved		DUSE	EL[3:0]	'
15		13	12	11	10	9	8	rw 7	rw 6	5	4		r	w	0
	DCTU[2:0]		DJCH	DREGCH	AUTOJC	AWDG SGLEN	SCANMD	JENDC IEN	AWD GIEN	ENDCIEN		' A'	WDGCH[4	:0]	
	rw		rw	rw	rw	rw	rw	rw	rw	rw		•	rw	•	

Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained
23	AWDGERCH	Analog watchdog enable on regular channels
		This bit is set and cleared by the software.
		0: Disables analog watchdog on regular channel.
		1: Use analog watchdog on regular channels.
22	AWDGEJCH	Analog watchdog enable on injected channels
		This bit is set and cleared by the software.
		0: Disables analog watchdog on injection channel.
		1: Use analog watchdog on the injection channel.
21:20	Reserved	Reserved, the reset value must be maintained
19:16	DUSEL[3:0]	Dual mode selection
		Software uses these bits to select modes of operation.
		0000: Independent mode
		0001-1111: Reserved
15:13	DCTU[2:0]	Discontinuous mode channel count
		The software uses these bits to define the number of channels for converting regulars after
		receiving an external trigger in intermittent mode
		000: 1 channel




Bit Field	Name	Description
		001: 2 channels
		111: 8 channels
12	DJCH	Discontinuous mode on injected channels
		This bit is set and cleared by the software. It is used to turn on or off discontinuous mode on injected
		channels.
		0: Disable discontinuous mode on injection sequence channel
		1: Enable discontinuous mode on injection sequence channel
11	DREGCH	Discontinuous mode is on regular channels.
		This bit is set and cleared by the software. It is used to turn on or off discontinuous mode on regular
		channels.
		0: Disable discontinuous mode on regular sequence channel
		1: Enable discontinuous mode on regular sequence channel
10	AUTOJC	Automatic injected sequence conversion
		This bit is set and cleared by the software to enable or disable automatic injection sequence
		channel conversion after regular sequence channel conversion is complete
		0: Disable automatic injection channel conversion.
		1: Enable automatic injection channel conversion.
9	AWDGSGLEN	Enable the watchdog on a single channel in scan mode
		This bit is set and cleared by software to enable or disable analog watchdog functions on channels
		specified by ADC_CTRL1.AWDGCH[4:0]
		0: Use watchdog on all channels.
		1: Use watchdog on single channel.
8	SCANMD	Scan mode
		This bit is set and cleared by the software to enable or disable scan mode. In scan mode, the
		conversion is made by ADC_RSEQx or the selected channel of the ADC_JSEQ register.
		0: Disable scan mode.
		1: Enable scan mode.
		Note: if the ADC_CTRL1.ENDCIEN or ADC_CTRL1.JENDCIEN bits are set separately,
		ADC_STS.ENDC or ADC_STS.JENDC interrupts occur only after the last channel has been
		converted.
7	JENDCIEN	Interrupt enable for injected channels
		This bit is set and cleared by the software to disallow or allow interrupts after all injection
		channel conversions have finished.
		0: Disable JENDC interruption.
		1: Enable JENDC interruption. An interrupt occurred when hardware set ADC_STS.JENDC bit.
6	AWDGIEN	Analog watchdog interrupt enable
		This bit is set and cleared by software to disallow or allow interrupt generated by simulated
		watchdog. In scan mode, if the watchdog detects an out-of-range value, the scan is aborted only
		when that bit is set.
		0: Disable simulated watchdog interruption.
		1: Enable simulated watchdog interruption.



Bit Field	Name	Description
5	ENDCIEN	Interrupt enable for regular channels
		This bit is set and cleared by the software to disallow or allow interrupts to occur after the regular
		or injected channel conversion ends.
		0: Disable ENDC interruption.
		1: Enable ENDC interruption. An interrupt occurred when hardware set ADC_STS.ENDC bit.
4:0	AWDGCH[4:0]	Analog watchdog channel select bits
		These bits are set and cleared by software to select input channels that simulate watchdog
		protection.
		00000: ADC analog input channel 0
		00001: ADC analog input channel 1
		01111: ADC analog input channel 15
		10000: ADC analog input channel 16
		10001: ADC analog input channel 17
		10010: ADC analog input channel 18
		Reserved all other values.

# 15.11.4 ADC Control Register 2 (ADC\_CTRL2)

Address offset: 0x08



Bit Field	Name	Description						
31:24	Reserved	erved, the reset value must be maintained						
23	TEMPEN	Temperature sensor and V <sub>REFINT</sub> Enable						
		This bit is set and cleared by the software to enable or disable the temperature sensor and $V_{\text{REFINT}}$						
		Channel.						
		0: Disables the temperature sensor and V <sub>REFINT</sub> .						
		1: Enable the temperature sensor and $V_{REFINT}$ .						
22	SWSTRRCH	Start conversion of regular channels						
		This bit is set by the software to start the conversion and cleared by the hardware as soon as the						
		conversion begins. If SWSTRRCH is selected as the trigger event in the						
		ADC_CTRL2.EXTRSEL[2:0] bit, which is used to initiate the conversion of a set of regular						
		channels						
		0: Reset state.						
		1: Starts converting the regular channel.						




Bit Field	Name	Description						
21	SWSTRJCH	Start conversion of injected channels						
		This bit is set by the software to initiate the conversion and can be cleared by the software or by the						
		hardware as soon as the conversion begins. If SWSTRJCH is selected as the trigger event in the						
		ADC_CTRL2.EXTJSEL[2:0] bit, which is used to initiate a conversion of a set of injected channels						
		0: Reset state.						
		1: Starts converting the injection channel.						
20	EXTRTRIG	External trigger conversion mode for regular channels						
		This bit is set and cleared by software to enable or disable external triggering events that can start						
		regular sequence conversion.						
		0: Start conversion without external events.						
		1: Use an external event to start the conversion.						
19:17	EXTRSEL[2:0]	External event select for regular sequence						
		These bits select external events to start the regular sequence conversion						
		The triggering configuration of ADC is as follows						
		000: indicates the CC1 event of timer 1 100: indicates the TRGO event of timer 3						
		001: indicates the CC2 event of timer 1 101: indicates the CC4 event of timer 4						
		010: indicates the CC3 event of timer 1 110: EXTI line 0~15/TIM8_TRGO event						
		011: indicates the CC2 event of timer 2 111: SWSTRRCH						
16	Reserved	Reserved, the reset value must be maintained						
15	EXTJTRIG	External trigger conversion mode for injected channels						
		This bit is set and cleared by software to enable or disable external triggering events that can start						
		injection sequence conversion.						
		0: Start conversion without external events.						
		1: Use an external event to start the conversion.						
14:12	EXTJSEL[2:0]	External event select for injected sequence						
		These bits select the External event used to trigger the injected sequence conversion.						
		The triggering configuration of ADC is as follows						
		000: indicates the TRGO event of timer 1 100: indicates the CC4 event of timer 3						
		001: indicates the CC4 event of timer 1 101: indicates the TRGO event of timer 4						
		010: indicates the TRGO event of timer 2 110: EXTI line 0~15/TIM8_CC4 event						
		011: indicates the CC1 event of timer 2 111: SWSTRJCH						
11	ALIG	Data alignment						
		This bit is set and cleared by the software. Refer to Table 15-3 and Table 15-4.						
		0: Right-aligned.						
		1: Left-aligned.						
10:9	Reserved	Reserved, the reset value must be maintained						
8	ENDMA	Direct memory access mode						
		This bit is set and cleared by the software. See the DMA Controller chapter for details.						
		0: Do not use DMA mode.						
		1: Use DMA mode.						
7:3	Reserved	Reserved, the reset value must be maintained						



Bit Field	Name	Description
2	ENCAL	A/D calibration
		This bit is set by software to start calibration and cleared by hardware at the end of calibration.
		0: Calibration completed;
		1: Starts calibration.
1	CTU	Continuous conversion
		This bit is set and cleared by the software. If this bit is set, the conversion continues until the bit is
		cleared.
		0: Single conversion mode.
		1: Continuous conversion mode.
0	ON	A/D converter ON/OFF
		This bit is set and cleared by the software. When the bit is 0', writing '1' will wake the ADC from
		power-off mode.
		When the bit is' 1', writing '1' starts the conversion. The application should note that there is a
		delay t <sub>STAB</sub> between the time the converter is powered on and the time the conversion begins, see
		Figure 15-4.
		0: Close ADC conversion/calibration and enter power-down mode.
		1: Start ADC and start conversion.
		Note: if there are other bits changed in this register along with ON, the conversion will not be
		triggered. This is to prevent the wrong conversion from being triggered.

# 15.11.5 ADC Sampling Time Register 1 (ADC\_SAMPT1)

Address offset: 0x0C



Bit Field	Name	Description							
31:24	Reserved	served, the reset value must be maintained							
23:0	SAMPx[2:0]	Channel x sample time selection							
		se bits are used to independently select the sampling time for each channel. The channel selection bit							
		remain constant during the sampling period.							
		$\_SAMPT3.SAMPSEL = 0$ , the sampling time is set as follows:							
		000: 1.5 cycles 100: 41.5 cycles							
		001: 7.5 cycles 101: 55.5 cycles							
		010: 13.5 cycles 110: 71.5 cycles							
		011: 28.5 cycles 111: 239.5 cycles							
		ADC_SAMPT3.SAMPSEL = 1, the sampling time is set as follows:							
		000: 1.5 cycles 100: 19.5 cycles							




Bit Field	Name	Description		
		001: 2.5 cycles	101: 61.5 cycles	
		010: 4.5 cycles	110: 181.5 cycles	
		011: 7.5 cycles	111: 601.5 cycles	

### 15.11.6 ADC Sampling Time Register 2 (ADC\_SAMPT2)

Address offset: 0x10

Reset value: 0x0000 0000



Bit Field	Name	Description	
31:30	Reserved	Reserved, the reset v	value must be maintained
29:0	SAMPx[2:0]	Channel x sample tin	me selection
		These bits are used t	o independently select the sampling time for each channel. The channel selection
		bit must remain cons	stant during the sampling period.
		ADC_SAMPT3.SA	MPSEL = $0$ , the sampling time is set as follows:
		000: 1.5 cycles	100: 41.5 cycles
		001: 7.5 cycles	101: 55.5 cycles
		010: 13.5 cycles	110: 71.5 cycles
		011: 28.5 cycles	111: 239.5 cycles
		ADC_SAMPT3.SA	MPSEL = 1, the sampling time is set as follows:
		000: 1.5 cycles	100: 19.5 cycles
		001: 2.5 cycles	101: 61.5 cycles
		010: 4.5 cycles	110: 181.5 cycles
		011: 7.5 cycles	111: 601.5 cycles

# 15.11.7 ADC Injected Channel Data Offset Register x (ADC\_JOFFSETx) (x=1...4)

Address offset: 0x14-0x20






Bit Field	Name	Description	
31:12	Reserved	Reserved, the reset value must be maintained	
11:0	OFFSETJCHx[11:0]	Data offset for injected channel x	
		These bits define the values used to subtract from the original conversion data when the	
		conversion is injected into the channel. The result of the conversion can be read in the	
		ADC_JDATx register.	

## 15.11.8 ADC Watchdog High Threshold Register (ADC\_WDGHIGH)

Address offset: 0x24


Reset value: 0x0000 0FFF



Bit Field	Name	Description	
31:12	Reserved	Reserved, the reset value must be maintained	
11:0	HTH[11:0]	nalog watchdog high threshold	
		These bits define the high thresholds for analog watchdog.	

### 15.11.9 ADC Watchdog Low Threshold Register (ADC WDGLOW)

Address offset: 0x28




Bit Field	Name	Description	
31:12	Reserved	Reserved, the reset value must be maintained	
11:0	LTH[11:0]	nalog watchdog low threshold	
		These bits define the low thresholds for analog watchdog.	



### 15.11.10 ADC Regular Sequence Register 1 (ADC\_RSEQ1)

Address offset: 0x2C


Reset value: 0x0000 0000



Bit Field	Name	Description		
31:24	Reserved	Reserved, the reset value must be maintained		
23:20	LEN[3:0]	Regular channel sequence length		
		These bits are software-defined as the number of channels in the regular sequence channel conversion.		
		0000: 1 conversion		
		0001: 2 conversions		
		<b></b>		
		1111: 16 conversions		
19:15	SEQ16[4:0]	16th conversion in regular sequence		
		These bits are software-defined as the number (0 to 18) of the 16th conversion channel in the conversion		
		sequence.		
14:10	SEQ15[4:0]	15th conversion in regular sequence		
9:5	SEQ14[4:0]	14th conversion in regular sequence		
4:0	SEQ13[4:0]	13th conversion in regular sequence		

# 15.11.11 ADC Regular Sequence Register 2 (ADC\_RSEQ2)

Address offset: 0x30



Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained
29:25	SEQ12[4:0]	12th conversion in regular sequence
		These bits are software-defined as the number (0 to 18) of the 12th conversion channel in the
		conversion sequence.
24:20	SEQ11[4:0]	11th conversion in regular sequence
19:15	SEQ10[4:0]	10th conversion in regular sequence
14:10	SEQ9[4:0]	9th conversion in regular sequence



Bit Field	Name	Description
9:5	SEQ8[4:0]	8th conversion in regular sequence
4:0	SEQ7[4:0]	7th conversion in regular sequence

### 15.11.12 ADC Regular Sequence Register 3 (ADC\_RSEQ3)

Address offset: 0x34


Reset value: 0x0000 0000

31	30	29				25	24				20	19			16
Rese	rved		. '	SEQ6[4:0]		1			SEQ5[4:0]		i		SEQ <sup>2</sup>	<b>1</b> [4:1]	,
15	14			rw	10	9			rw	5	4		r	w	0
SEQ4_0			SEQ3[4:0]					SEQ2[4:0]					SEQ1[4:0]		
rw			rw					rw					rw		

Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained
29:25	SEQ6[4:0]	6th conversion in regular sequence
		These bits are software-defined as the number (0 to 18) of the 6th transition channel in the conversion
		sequence.
24:20	SEQ5[4:0]	5th conversion in regular sequence
19:15	SEQ4[4:0]	4th conversion in regular sequence
14:10	SEQ3[4:0]	3rd conversion in regular sequence
9:5	SEQ2[4:0]	2nd conversion in regular sequence
4:0	SEQ1[4:0]	1st conversion in regular sequence

# 15.11.13 ADC Injection Sequence Register (ADC\_JSEQ)

Address offset: 0x38




Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
21:20	JLEN[1:0]	Injected sequence length
		These bits are software-defined as the number of channels in the injected channel conversion
		sequence.
		00: 1 conversion
		01: 2 conversions
		10: 3 conversions




Bit Field	Name	Description
		11: 4 conversions
19:15	JSEQ4[4:0]	This is the 4th conversion in the injected sequence.
		These bits are software-defined as the number (0 to 18) of the fourth transition channel in the
		conversion sequence.
		Note: different from regular conversion sequences, if the length of ADC_JSEQ.JLEN[1:0] is less
		than 4, the sequence of conversion starts from (4-JLEN). For example, $ADC\_JSEQ[21:0] = 10$
		00011 00011 00111 00010 means that the scan conversion will be converted in the following channel
		order: 7, 3, 3 instead of 2, 7, 3.
14:10	JSEQ3[4:0]	3rd conversion in injected sequence
9:5	JSEQ2[4:0]	2nd conversion in injected sequence
4:0	JSEQ1[4:0]	1st conversion in injected sequence

### 15.11.14 ADC Injection Data Register X (ADC\_JDATx) (x= 1...4)

Address offset: 0x3C - 0x48





Bit Field Name Description


31:16 Reserved Reserved, the reset value must be maintained

15:0 JDAT[15:0] Injected data for conversions

These bits are read-only and contain the conversion results of the injected channel. The data is left-aligned or right-aligned

### 15.11.15 ADC Regulars Data Register (ADC\_DAT)

Address offset: 0x4C






Bit Field	Name	Description	
32:16	Reserved	Reserved, the reset value must be maintained	
15:0	DAT[15:0]	Regular data for conversion	
		These bits are read-only and contain the conversion results of the injected channel. The data is left-	
		aligned or right-aligned as shown in Table 15-3 and Table 15-4.	

### 15.11.16 ADC Differential Mode Selection Register (ADC\_DIFSEL)

Address offset: 0x50

Reset value: 0x0000 0000



rw

Bit Field	Name	Description	
31:19	Reserved	eserved, the reset value must be maintained	
18:1	DIFSEL[17:0]	ifferential mode for channels 18 to 1	
		IFSEL[i] = 0: ADC channel input $i+1$ is configured in single-ended mode;	
		DIFSEL[i] = 1: ADC channel input i+1 is configured in differential mode	
0	Reserved	Reserved, the reset value must be maintained	

### 15.11.17 ADC Calibration Factor (ADC\_CALFACT)

Address offset: 0x54

31		 				23	22	 			16
			Reserved					CA	LFACTD[6	5:0]	
15						7	6		rw		0
			Reserved	1				CA	LFACTS[6	5:0]	
	-			-							

r	W	V	


Bit Field	Name	Description	
31:23	Reserved	eserved, the reset value must be maintained	
22:16	CALFACTD[6:0]	alibration factors in differential mode	
		his bit can be written by hardware or software	
		After the differential input calibration is complete, the hardware will update it according to the	
		calibration coefficient.	
		Software can write these bits with a new calibration factor. If the new calibration coefficient is	



Bit Field	Name	Description		
		different from the current coefficient stored in the analog ADC, the coefficient will be applied		
		after a new differential calibration is initiated.		
		Note: software allows write only when ADC_CTRL2.ON=1, ADC_STS.STR =0, ADC_STS.JSTR		
		=0 (ADC does not process conversion or start conversion)		
15:7	Reserved	Reserved, the reset value must be maintained		
6:0	CALFACTS[6:0]	Calibration factors in Single-Ended mode		
		This bit can be written by hardware or software		
		After the single-end input calibration is completed, the hardware will update it according to the		
		calibration coefficient.		
		Software can write these bits with a new calibration factor. If the new calibration coefficient is		
		different from the current coefficient stored in the analog ADC, the coefficient will be applied		
		after a new single-ended calibration is initiated.		
		Note: software allows write only when ADC_CTRL2.ON=1, ADC_STS.STR =0, ADC_STS.JSTR		
		=0 (ADC does not process conversion or start conversion)		

# 15.11.18 ADC Control Register 3 (ADC\_CTRL3)

Address offset: 0x58




Bit Field	Name	Description			
31:12	Reserved	eserved, the reset value must be maintained			
11	VBATMEN	Vbat monitor enable			
		0: Disable			
		1: Enable			
10	DPWMOD	Deep power mode			
		0: When the ADC is disabled, the ADC enters low power mode			
		1: When the ADC is disabled, the ADC enters deep low power mode			
9 JENDCAIEN I1		Interrupt enable for any injected channels			
		This bit is set and cleared by the software to enable/disable the injection channel conversion end			
		interrupt			
		0: ADC_STS.JENDCA interrupt is disabled			
		1: ADC_STS.JENDCA interrupt is enabled			
8	ENDCAIEN	Interrupt enable for any regular channels			
		This bit is set and cleared by the software to enable/disable regular channel conversion to end the			
		interrupt			
		0: ADC_STS.ENDCA interrupt is disabled			



Bit Field	Name	Description
		1: ADC_STS.ENDCA interrupt is enabled
7	BPCAL	Bypass calibration
) BI CAL		0: Disable
		1: Enabled
6	PDRDY	ADC power down ready
O	I DRD I	0: Not ready
		1: Get ready
5	RDY	ADC ready
		0: Not ready
		1: Get ready
4	CKMOD	Clock mode
		0: Select AHB for synchronization clock
		1: Select PLL for asynchronous clock
3	CALALD	Calibration auto load
		0: Disables automatic loading
		1: Enables automatic loading
2	CALDIF	Differential mode for calibration
		This bit is set and cleared by software to configure the calibrated single-ended or differential input
		mode
		0: Writing ADC_CTRL2.ENCAL bits will start calibration in single-ended input mode
		1: Writing ADC_CTRL2.ENCAL bits will start calibration in differential input mode
1:0	RES[1:0]	Data resolution
		This bit is set and cleared by the software to select the resolution of the conversion
		00: 6-bits
		01: 8-bits
		10: 10-bits
		11: 12-bits

# 15.11.19 ADC Sampling Time Register 3 (ADC\_SAMPT3)

Address offset: 0x5C



Bit Field	Name	Description
31:4	Reserved	Reserved, the reset value must be maintained



Bit Field	Name	Description
3	SAMPSEL	Sample Time Selection
		When SAMPSEL = 0, the value of SAMPx[2:0] is set as follows:
		000: 1.5 cycles 100: 41.5 cycles
		001: 7.5 cycles 101: 55.5 cycles
		010: 13.5 cycles 110: 71.5 cycles
		011: 28.5 cycles 111: 239.5 cycles
		When SAMPSEL = 1, the value of SAMPx[2:0] is set as follows:
		000: 1.5 cycles 100: 19.5 cycles
		001: 2.5 cycles 101: 61.5 cycles
		010: 4.5 cycles 110: 181.5 cycles
		011: 7.5 cycles 111: 601.5 cycles
2:0	SAMP18[2:0]	Channel Sample Time
		The channel sampling time definition is consistent with ADC_SAMPT2



# 16 Comparator (COMP)

The COMP module is used to compare the analog voltages of two inputs and output high/low levels based on the comparison result. When 'INP' input voltage is higher than 'INM' input voltage, the comparator outputs are high level, when 'INP' input voltage is lower than "INM" input voltage, the comparator outputs are low level.

### 16.1 COMP System Connection Block Diagram

The COMP module supports a maximum of three independent comparators, which are connected to the APB1 bus..





Figure 16-1 Comparator Controller Functional Diagram





#### **16.2 COMP Features**

- Rail to rail comparators are supported
- The reverse and forward sides of the comparator support the following inputs
  - Optional I/O
  - DAC channel output
  - 64 level adjustable internal reference voltage input
- Programmable hysteresis can be configured as no hysteresis, low hysteresis, medium hysteresis, and high hysteresis
- The comparator can output to I/O or timer input for triggering
  - Capture events
  - OCREF CLR events (for periodic current control)
  - The brake events
- The comparator supports output filtering, including analog and digital filtering
- Support comparator output with blanking, you can choose forbidden energy blanking or Timer1\_OC5/Timer8\_OC5 as blanking input;
- Each comparator can have interrupt wake up capability, support from SLEEP mode and STOP0 mode wake
   up;



### 16.3 COMP Configuration Procedure

The complete configuration including the following steps . If the default configuration is used, skip the corresponding configuration items.

- 1. Configurable hysteresis level COMPx CTRL.HYST[1:0]
- 2. Configure the output polarity COMPx CTRL.POL
- 3. Configuration input selection, comparator non-inverting input COMPx\_CTRL.INPSEL[3:0], inverting input COMPx CTRL. INMSEL [2:0]
- 4. Select COMPx CTRL.OUTSEL[3:0] for configuration output
- 5. Configure the blanking source COMPx CTRL.BLKING[2:0]
- 6. Configure the comparator window mode COMP WINMODE. CMP12MD
- 7. Configure the filter sampling window COMPx FILC.SAMPW[4:0]
- 8. Configure the threshold COMPx\_FILC.THRESH[4:0] (threshold should be greater than COMPx FILC.SAMPW[4:0]/2)
- 9. Configure the filter sampling frequency (for timer applications, sampling frequency should be greater than 5MHz)
- 10. Enable COMPx FILC.FILEN filter
- 11. Enable COMPx CTRL.EN on the comparator

Note: for the above steps, the filter should be enabled first and then the comparator should be enabled. The comparator should be enabled after the filtering (if enabled) is configured and enabled. In addition, when the comparator control register is locked, it can only be unlocked by reset.

# **16.4 COMP Operating Mode**

#### 16.4.1 Window Mode

Comparator 1 and comparator 2 share PA1 to form window comparators. When enabled it is used to measure the external voltage on PA1 to be within the voltages connected to the inverting pin of the COMP1 and COMP2.

#### 16.4.2 Independent Comparators

The three comparators can be configured independently to complete the comparator functions. The output of a comparator can be output to an I/O port. Each comparator has a different remapped port. You can configure the comparator register COMPx\_CTRL. OUTSEL[3:0] to enable the corresponding feature pin at the output.

The comparator output, supports triggering events, such as can be configured as timer 1, timer 8 brake function.

Note: refer to the comparator interconnection for specific configuration



# **16.5** Comparator Interconnection

For the interconnection of the output port of the comparator, please refer to the relevant chapter of AFIO, which defines the value of the remapping of the comparator OUT. The comparator INP pin has the following configuration.

INPSEL	COMP1	COMP2	COMP3
000	PA0	PA1	PA0
001	PA2	PA3	PB1
010	PA12	PA6	PB11
011	PB3	PA7	PB15
100	PB4	PA11	PB3
101	PB10	PA15	PB5
110	PA1	PB7	FLOATING
111	FLOATING	FLOATING	FLOATING

The comparator INM pins have the following configuration.

INMSEL	COMP1	COMP2	COMP3
000	VREF_VC1	VERF_VC2	VREF_VC3
001	PA4	PA2	PA3
010	PA0	PA5	PA7
011	PA5	PA6	PB2
100	PB5	PB3	PB14
101	FLOATING	PA4	FLOATING
110	FLOATING	FLOATING	FLOATING
111	FLOATING	FLOATING	FLOATING

Comparator output TRIG signal has the following interconnection.

TRIG	COMP1	COMP2	COMP3
0000	NC	NC	NC
0001	TIM1_BKIN	TIM1_BKIN	TIM1_BKIN
0010	TIM1_OCrefclear	TIM1_OCrefclear	TIM1_OCrefclear
0011	TIM1_IC1	TIM1_IC1	TIM1_IC1
0100	TIM2_IC1	TIM2_OCrefclear	TIM2_IC1
0101	TIM2_OCrefclear	TIM3_OCrefclear	NC
0110	TIM3_IC1	TIM4_IC1	TIM3_IC1
0111	TIM3_OCrefclear	TIM4_OCrefclear	TIM3_OCrefclear
1000	TIM4_OCrefclear	TIM5_IC1	TIM4_OCrefclear
1001	TIM5_IC1	TIM8_IC1	TIM5_IC1
1010	TIM8_IC1	TIM8_OCrefclear	NC
1011	TIM8_OCrefclear	NC	TIM8_IC1
1100	NC	NC	TIM8_OCrefclear
1101	TIM8_BKIN	TIM8_BKIN	TIM8_BKIN
1110	TIM1_BKIN+TIM8_BKIN	TIM1_BKIN + TIM8_BKIN	TIM1_BKIN + TIM8_BKIN



IIII   LPIIM_EIR   LPIIM_EIR   LPIIM_EIR
--

### 16.6 Interrupt

COMP supports interrupt response. COMP1, COMP2, and COMP3 each occupy one interrupt entry. There are two cases of interrupt generation as follows.

- The polarity of COMPx\_CTRL.POL is not reversed, and the interrupt is enabled. When INPSEL > INMSEL, the comparator interrupt will be generated when COMPx\_CTRL.OUT is set to 1 by hardware.
- The polarity of COMPx\_CTRL.POL is reversed, and the interrupt is enabled. When INPSEL < INMSEL, the comparator interrupt is generated when COMPx\_CTRL.OUT is set to 1 by hardware.

Note: when using COMP interrupt, need to comfigure the corresponding EXTI interrupt, refer to 6.2.4 chapter.

# 16.7 COMP Register

#### 16.7.1 COMP Register Overview

#### **Table 16-1 COMP Register Overview**


Offset	Register	31	30	53	28	/7	26	3 5	23	22	21	20	19	8	17	,	91	5 2	4 ;	13	12	Ξ	10	6	c	∞ 1	_	9	5	4	3	7	-	0
000h	COMP_INTEN														Res	erve	ed									•						CMP3IEN	CMP2IEN	CMP11EN
	Reset Value																															)	0	0
008h	COMP_WINMODE															Re	eserve	d																○ CMP12MD ○
	Reset Value																																	_
00Ch	COMP_LOCK														Res	erve	ed															CMP3LK		CMP1LK
	Reset Value													_						_												)	0	0
010h	COMP1_CTRL				Re	eser	ved				FILTVAL	Reserved	OUT	BI	KINO	3[2:	0]	HYST[1:0]	.04	TOJ	(	OUTS	EL[3	:0]	-	Reserved	NPSI	EL[2	:0]	Reserved	INMS	EL[2	.:0]	EN
	Reset Value										0	R	0	0	0		0 (	) (	) (	0	0	0	0	0	ŕ	~	0	0	0	R	0	0	0	0
014h	COMP1_FILC																							SAN	иРV	V [4:0	0]			THR	ESH[4	:0]		FILEN
	Reset Value																						0	0	(	0	0	0	0	0	0	)	0	0
018h	COMP1_FILP								Reser	ved														CL	KPS	SC[1:	5:0]							
	Reset Value																(	) (	) (	)	0	0	0	0	L	0	0	0	0	0	0	)	0	0
01Ch														Rese	erved																			
020h	COMP2_CTRL				Re	eser	ved				o FILTVAL	Reserved	TUO		KINO			HYST[1:0]		FOL		OUTS				Rese		EL[2		Reserved	INMS			EN
$\vdash$	Reset Value										0		0	0	0	Ľ	0 (	1 (	) (	)	0	0	0	0			0	0	0		0	)	0	0
024h	COMP2_FILC										Res	erved												SAN	лРW	V [4:0	0]		,	THR	ESH[4	:0]		FILEN
	Reset Value																						0	0	(	0	0	0	0	0	0	)	0	0



028h	COMP2_FILP  Reset Value	Reserved		0 0	0 0	0	CLI 0 0	KPSC[	15:0		0	0	0 0	0	0
02Ch	reset value		Reserved	0 0	0 0			U	V	0	,	o l		Į Ū	O CMP2XO
030h	COMP3_CTRL  Reset Value	Reserved Property 1114 0	BLKING[2:0]  0 0 0 0	O HYST[1:0]	TOO O	OUTSE	0 0	Reserved	INP:	SEL[2:	0]	Reserved	INMSEL	[2:0]	
034h	COMP3_FILC		erved	0 0		0		1PW [4				HRI	ESH[4:0]		FILEN
	Reset Value						0 0	0	0	0	0	0	0 0	0	0
038h	COMP3_FILP	Reserved					CLI	KPSC[	15:0	]					
	Reset Value			0 0	0 0	0	0 0	0	0	0	0	0	0 0	0	0
03Ch			Reserved												
040h	COMP_INVREF	Reserved	VV3TRM	VV3EN		VV2T	RM		VV2EN		V	V1T	TRM		VVIEN
	Reset Value		0 0 0 0 0	0 0	0 0	0	0 0	0	0	0	0	0	0 0	0	0
044h	COMP_TEST		Reserve	d										IBEN	VEN
	Reset Value													0	0
040h	COMP_INVREF		Reserved										CMP3IS	CMP2IS	CMP1IS
	Reset Value												0	0	0

### 16.7.2 COMP Interrupt Enable Register (COMP\_INTEN)

Address offset: 0x00



Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained
2	CMP3IEN	Software controlled Interrupt enable of COMP3.
		0: Disable
		1: Enable
1	CMP2IEN	Software controlled Interrupt enable of COMP2.
		0: Disable
		1: Enable
0	CMP1IEN	Software controlled Interrupt enable of COMP1.




Bit Field	Name	Description
		0: Disable
		1: Enable

### 16.7.3 COMP Window Mode Register (COMP\_WINMODE)

Address offset: 0x08

Reset value: 0x0000 0000




rw

Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained
0	CMP12MD	This bit selects the window mode: Both non inverting inputs of comparators share the Pin PA1
		input.
		0: Comparators 1 and 2 are not in window mode.
		1: Comparators 1 and 2 are in window mode.

# 16.7.4 COMP Lock Register (COMP\_LOCK)

Address offset: 0x0C




Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained
2	CMP3LK	This bit is write-once. It is set by software. It can only be cleared by a system reset.
		If set it causes COMP3_ CTRL register to be read-only.
		0: COMP3_ CTRL is read-write.
		1: COMP3_CTRL is read-only
2	CMP2LK	This bit is write-once. It is set by software. It can only be cleared by a system reset.
		If set it causes COMP2_CTRL register to be read-only.
		0: COMP2_CTRL is read-write.
		1: COMP2_CTRL is read-only
2	CMP1LK	This bit is write-once. It is set by software. It can only be cleared by a system reset.
		If set it causes COMP1_CTRL register to be read-only.



Bit Field	Name	Description
		0: COMP1_ CTRL is read-write.
		1: COMP1_CTRL is read-only

# 16.7.5 COMP1 Control Register (COMP1\_CTRL)

Address offset: 0x10



Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
21	FILTVAL	This read-only bit is a copy of comparator 1 output state after the digital filter.
		0: Output is low (non-inverting input below inverting input).
		1: Output is high (non-inverting input above inverting input).
20	Reserved	Reserved, the reset value must be maintained
19	OUT	This read-only bit is a copy of comparator 1 output state.
		0: Output is low (non-inverting input below inverting input).
		1: Output is high (non-inverting input above inverting input).
18: 16	BLKING[2:0]	These bits select which Timer output controls the comparator 1 output blanking.
		000: No blanking
		001: TIM1 OC5 selected as blanking source
		010: TIM8 OC5 selected as blanking source
		Other configurations: reserved
15:14	HYST[1:0]	These bits control the hysteresis level.
		00: Reserved
		01: Low hysteresis
		10: Medium hysteresis
		11: High hysteresis
13	POL	This bit is used to invert the comparator 1 output.
		0: Output is not inverted
		1: Output is inverted
12:9	OUTSEL[3:0]	These bits select which Timer input must be connected with the comparator1 output.
		0000: Reserved
		0001: TIM1_BKIN
		0010: TIM1_OCrefclear
		0011: TIM1_IC1
		0100: TIM2_IC1
		0101: TIM2_OCrefclear




Bit Field	Name	Description
		0110: TIM3_IC1
		0111: TIM3_OCrefclear
		1000: TIM4_OCrefclear
		1001: TIM5_IC1
		1010: TIM8_IC1
		1011: TIM8_OCrefclear
		1100: Reserved
		1101: TIM8_BKIN
		1110: TIM1_BKIN+TIM8_BKIN
		1111: LPTIM_ETR
		Note: depending on the product, when a timer is not available, the corresponding combination is
		reserved.
8	Reserved	Reserved, the reset value must be maintained
7:5	INPSEL[2:0]	Comparator 1 non-inverting input selection.
		000: PA0
		001: PA2
		010: PA12
		011: PB3
		100: PB4
		101: PB10
		110: PA1
		111: Input to Comparator 1 should be floating
4	Reserved	Reserved, the reset value must be maintained
3:1	INMSEL[2:0]	These bits allows to select the source connected to the inverting input of the comparator 1.
		000: VREF_VC1
		001: PA4
		010: PA0
		011: PA5
		100: PB5
		101: floating
		110: floating
		111: floating
0	EN	This bit switches COMP1 ON/OFF.
		0: Comparator disabled
		1: Comparator enabled

# 16.7.6 COMP1 Filter Register (COMP1\_FILC)

Address offset: 0x14






Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained
10:6	SAMPW[4:0]	Filter window size. The number to monitor is SAMPW +1.
5:1	THRESH[4:0]	Low filter majority voting threshold. At least THRESH samples of the opposite state must
		appear within the sample window in order for the output to change state.
		For proper operation, the value of THRESH must be greater than SAMPW / 2.
0	FILEN	Filter enable.
		0: Disable
		1: Enable

### 16.7.7 COMP1 Filter Frequency Division Register (COMP1\_FILP)

Address offset: 0x18

Reset value: 0x0000 0000




Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	CLKPSC[15:0]	Low filter sample clock prescale.
		Number of system clocks between samples = CLK_PRE_CYCLE + 1, e.g.
		0: Every cycle
		1: Every 2 cycle
		2: Every 3 cycle

# 16.7.8 COMP2 Control Register (COMP2\_CTRL)

Address offset: 0x20






Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
21	FILTVAL	This read-only bit is a copy of comparator 2 output state after the digital filter.
		0: Output is low (non-inverting input below inverting input).
		1: Output is high (non-inverting input above inverting input).
20	Reserved	Reserved, the reset value must be maintained
19	OUT	This read-only bit is a copy of comparator 2 output state.
		0: Output is low (non-inverting input below inverting input).
		1: Output is high (non-inverting input above inverting input).
18: 16	BLKING[2:0]	These bits select which Timer output controls the comparator 2 output blanking.
		000: No blanking
		001: TIM1 OC5 selected as blanking source
		010: TIM8 OC5 selected as blanking source
		Other configurations: reserved
15:14	HYST[1:0]	These bits control the hysteresis level.
		00: Reserved
		01: Low hysteresis
		10: Medium hysteresis
		11: High hysteresis
13	POL	This bit is used to invert the comparator 2 output.
		0: Output is not inverted
		1: Output is inverted
12:9	OUTSEL[3:0]	These bits select which Timer input must be connected with the comparator 2 output.
		0000: Reserved.
		0001: TIM1_BKIN
		0010: TIM1_OCrefclear
		0011: TIM1_IC1
		0100: TIM2_OCrefclear
		0101: TIM3_OCrefclear
		0110: TIM4_IC1
		0111: TIM4_OCrefclear
		1000: TIM5_IC1
		1001: TIM8_IC1
		1010: TIM8_OCrefclear
		1011: Reserved
		1100: Reserved



Bit Field	Name	Description
		1101: TIM8_BKIN
		1110: TIM1_BKIN + TIM8_BKIN
		1111: LPTIM_ETR
		Note: depending on the product, when a timer is not available, the corresponding combination is
		reserved.
8	Reserved	Reserved, the reset value must be maintained
7:5	INPSEL[2:0]	Comparator 2 non-inverting input selection.
		000: Window mode connection (PA1)
		001: PA3
		010: PA6
		011: PA7
		100: PA11
		101: PA15
		110: PB7
		111: floating
4	Reserved	Reserved, the reset value must be maintained
3:1	INMSEL[2:0]	These bits allows to select the source connected to the inverting input of the comparator 2.
		000: VERF_VC2
		001: PA2
		010: PA5
		011: PA6
		100: PB3
		101: PA4
		110: floating
		111: floating
0	EN	This bit switches COMP2 ON/OFF.
		0: Comparator disabled
		1: Comparator enabled

## 16.7.9 COMP2 Filter Register (COMP2\_FILC)

Address offset: 0x24



Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained
10:6	SAMPW[4:0]	Filter window size. The number to monitor is SAMPW +1.




Bit Field	Name	Description
5:1	THRESH[4:0]	Low filter majority voting threshold. At least THRESH samples of the opposite state must
		appear within the sample window in order for the output to change state.
		For proper operation, the value of THRESH must be greater than SAMPW / 2.
0	FILEN	Filter enable.
		0: Disable
		1: Enable

### 16.7.10 COMP2 Filter Frequency Division Register (COMP2\_FILP)

Address offset: 0x28

Reset value: 0x0000 0000



Bit Field Name Description

31:16 Reserved Reserved, the reset value must be maintained


15:0 CLKPSC[15:0] Low filter sample clock prescale.

Number of system clocks between samples = CLK\_PRE\_CYCLE + 1, e.g.

0: Every cycle
1: Every 2 cycle
2: Every 3 cycle
...

### 16.7.11 COMP2 Output Select Register (COMP2\_OSEL)

Address offset: 0x2C




Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained
0	CMP2XO	Bit select to choose COPM2 output or the XOR output(comparison of COMP1&2) outputs
		0: COMP2 Output
		1: XOR(comparison) output between results of COMP1 and COMP2



## 16.7.12 COMP3 Control Register (COMP3\_CTRL)

Address offset: 0x30




Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
21	FILTVAL	This read-only bit is a copy of comparator 3 output state after the digital filter.
		0: Output is low (non-inverting input below inverting input).
		1: Output is high (non-inverting input above inverting input).
20	Reserved	Reserved, the reset value must be maintained
19	OUT	This read-only bit is a copy of comparator 3 output state.
		0: Output is low (non-inverting input below inverting input).
		1: Output is high (non-inverting input above inverting input).
18: 16	BLKING[2:0]	These bits select which Timer output controls the comparator 2 output blanking.
		000: No blanking
		001: TIM1 OC5 selected as blanking source
		010: TIM8 OC5 selected as blanking source
		Other configurations: reserved
15:14	HYST[1:0]	These bits control the hysteresis level.
		00: Reserved
		01: Low hysteresis
		10: Medium hysteresis
		11: High hysteresis
13	POL	This bit is used to invert the comparator 3 output.
		0: Output is not inverted
		1: Output is inverted
12:9	OUTSEL[3:0]	These bits select which Timer input must be connected with the comparator 3 output.
		0000: Reserved.
		0001: TIM1_BKIN
		0010: TIM1_OCrefclear
		0011: TIM1_IC1
		0100: TIM2_IC1
		0101: Reserved
		0110: TIM3_IC1
		0111: TIM3_OCrefclear
		1000: TIM4_OCrefclear
		1001: TIM5_IC1



Bit Field	Name	Description
		1010: Reserved.
		1011: TIM8_IC1
		1100: TIM8_OCrefclear
		1101: TIM8_BKIN
		1110: TIM1_BKIN + TIM8_BKIN
		1111: LPTIM_ETR
		Note: depending on the product, when a timer is not available, the corresponding combination is
		reserved.
8	Reserved	Reserved, the reset value must be maintained
7:5	INPSEL[2:0]	Comparator 3 non-inverting input selection.
		000: PA0
		001: PB1
		010: PB11
		011: PB15
		100: PB3
		101: PB5
		110: floating
		111: floating
4	Reserved	Reserved, the reset value must be maintained
3:1	INMSEL[2:0]	These bits allows to select the source connected to the inverting input of the comparator 3.
		000: VREF_VC3
		001: PA3
		010: PA7
		011: PB2
		100: PB14
		101: floating
		110: floating
		111: floating
0	EN	This bit switches COMP3 ON/OFF.
		0: Comparator disabled
		1: Comparator enabled

# 16.7.13 COMP3 Filter Register (COMP3\_FILC)

Address offset: 0x34






Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained
10:6	SAMPW[4:0]	Filter window size. The number to monitor is SAMPW +1.
5:1	THRESH[4:0]	Low filter majority voting threshold. At least THRESH samples of the opposite state must appear within the sample window in order for the output to change state.  For proper operation, the value of THRESH must be greater than SAMPW / 2.
0	FILEN	Filter enable. 0: Disable 1: Enable

### 16.7.14 COMP Filter Frequency Division Register (COMP3\_FILP)

Address offset: 0x38


Reset value: 0x0000 0000



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	CLKPSC[15:0]	Low filter sample clock prescale.
		Number of system clocks between samples = CLK_PRE_CYCLE + 1, e.g.
		0: Every cycle
		1: Every 2 cycle
		2: Every 3 cycle

### 16.7.15 COMP Reference Voltage Register (COMP\_VREFSCL)

Address offset: 0x40



Bit Field	Name	Description
31:21	Reserved	Reserved, the reset value must be maintained
20:15	VV3TRM [5:0]	DAC3 output voltage selection




Bit Field	Name	Description
14	VV3EN	DAC3 enable:
		0: disable
		1: enable
13:8	VV2TRM [5:0]	DAC1 output voltage selection
7	VV2EN	DAC3 enable:
		0: disable
		1: enable
6:1	VV1TRM [5:0]	DAC1 output voltage selection
0	VV1EN	DAC1 enable:
		0: disable
		1: enable

## 16.7.16 COMP Test Register(COMP\_TEST)

Address offset: 0x44


Reset value: 0x0000 0000



Bit Field	Name	Description
31:2	Reserved	Reserved, the reset value must be maintained
1	IBEN	Comparator biasing current test enable by software. Once enabled, the biasing current can be measured on comp_ib_test.
		0: disable
		1: enable
0	VEN	Comparator VREF test enable by software:
		0: disable
		1: enable

## 16.7.17 COMP Interrupt Status Register (COMP\_INTSTS)

Address offset: 0x48







Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained
2	CMP3IS	This bit indicate the interrupt status of COMP3, write 0 to clear.
1	CMP2IS	This bit indicate the interrupt status of COMP2,write 0 to clear.
0	CMP1IS	This bit indicate the interrupt status of COMP1,write 0 to clear.



## 17 I<sup>2</sup>C Interface

#### 17.1 Introduction

The I2C(inter-integrated circuit) bus is a widely used bus structure, it has only two bidirectional lines: the data bus SDA and clock bus SCL. All devices compatible with I<sup>2</sup>C bus can communicate directly with each other through I<sup>2</sup>C bus with these two lines.

I<sup>2</sup>C interface connects microcontroller and serial I<sup>2</sup>C bus, which can be used for communication between MCU and external I<sup>2</sup>C devices. It supports standard speed mode and fast mode, which supports CRC calculation and verification, and supports SMBus (system management bus) and PMBus (power management bus), it also provides multi-host function to control all I<sup>2</sup>C bus specific timing, protocol, arbitration. I<sup>2</sup>C interface module also supports DMA mode, which can effectively reduce the CPU overload.

### 17.2 Main Features

Multi-master function: this module can be used as master device or slave device

- I<sup>2</sup>C master device function
  - Generate a clock
  - Generate start and stop signals
- I<sup>2</sup>C slave device function:
  - Programmable address detection
  - The I<sup>2</sup>C interface supports 7-bit or 10-bit addressing and dual-slave address response capability in 7-bit slave mode
  - Stop bit detection
- Generate and detect 7-bit / 10-bit addresses and broadcast calls
- Support different communication speeds
  - Standard speed (up to 100 kHz)
  - Fast (up to 400 kHz)
  - Fast + (up to 1MHz)
- Status flags:
  - Transmitter/receiver mode flag
  - Byte transfer complete flag
  - I<sup>2</sup>C bus busy flag
- Error flags:
  - Arbitration loss in master mode



- Acknowledge (ACK) fail after address/data transfer
- Error start or stop condition detected
- Overrun or underrun when clock extending is disable
- Two interrupt vectors:
  - 1 interrupt for address/data communication success
  - 1 interrupt for an error
- Optional extend clock function
- DMA of single-byte buffers
- Generation or verification of configurable PEC(Packet error checking)
- In transmit mode, the PEC value can be transmitted as the last byte
- PEC error check for the last received byte
- SMBus 2.0 compatible
  - Timeout delay for 25ms clock low
  - 10 ms accumulates low clock extension time of master device
  - 25 ms accumulates low clock extension time of slave device
  - PEC generation/verification of hardware with ACK control
  - Support address resolution protocol (ARP)
- Compatible with the PMBus

Note: not all of the above features are included in all products. Please refer to the relevant data manual to confirm the  $I^2C$  functions supported by the product.

### 17.3 Function Description

The I<sup>2</sup>C interface is connected to I<sup>2</sup>C bus through data pin (SDA) and clock pin (SCL) to communicate with external devices. It can be connected to standard (up to 100kHz) or fast (up to 400kHz) or fast<sup>+</sup> (up to 1MHz) I<sup>2</sup>C bus. I<sup>2</sup>C module converts data from serial to parallel when receiving, and converts data from parallel to serial when transmitting. It supports interrupt mode, users can turn on or disable interrupt according to their needs.

#### 17.3.1 SDA And SCL Line Control

 $I^2C$  module has two interface lines: serial data line (SDA) and serial clock line (SCL). Devices connected to the bus and exchange information through these two wires. Both SDA and SCL are bidirectional lines, connected to positive power supply with a pull-up resistor. When the bus is idle, both lines are high level. The output of device which is connected to the bus must have open drain or open collector. The data on  $I^2C$  bus can reach 100 kbit/s in standard mode and 1000 kbit/s in fast mode. Since devices of different processors may be connected to the  $I^2C$  bus, the levels of logic '0' and logic '1' are not fixed and depend on the actual level of  $V_{DD}$ .

If the clock stretching is allowed, the SCL line is pulled down which can be avoided the overload error during receiving and the under load error during transmission.



For example, when in the transmission mode, if the transmit data register is empty and the byte sending end bit is started (I2C\_STS1.TXDATE = 1, I2C\_STS1.BSF = 1), the I<sup>2</sup>C interface keeps the clock line low before transmission to wait for the software to read STS1 and write the data into the data register (both buffer and shift register are empty); when In the receive mode, if the data register is not empty and the byte sending end bit is set (I2C\_STS1.RXDATNE = 1, I2C\_STS1.BSF = 1), the I<sup>2</sup>C interface keeps the clock line low after receiving the data byte, waiting for the software to read STS1, and then read the data register(buffer and shift register are full).

If clock stretching is disable in slave mode, if the receive data register is not empty (I2C\_STS1.RXDATNE = 1) in the receive mode, and the data has not been read before receiving the next byte, an overrun error will issue and the last word byte will be discarded. In transmit mode, if the transmit data register is empty (I2C\_STS1.TXDATE = 1), no new data is written into the data register before the next byte must be sent, an underrun error will issue. The same byte will be send repeatedly. In this case, duplicate write conflicts are not controlled.

#### 17.3.2 Software Communication Process

The data transmission of I<sup>2</sup>C device is divided into master and slave. Master is the device responsible for initializing the transmission of data on the bus and generating clock signal. At this time, any addressed device is a slave. Whether the I<sup>2</sup>C device is a master or a slave, it can send or receive data. Therefore, the I<sup>2</sup>C interface supports four operation modes:

- Slave transmitter mode
- Slave receiver mode
- Master transmitter mode
- Master receiver mode

After system reset, I<sup>2</sup>C works in slave mode by default. The I<sup>2</sup>C interface is configured by software to send a start bit on the bus, and then the interface automatically switches from the slave mode to the master mode. When arbitration is lost or a stop signal is generated, the interface will switched to the slave mode from the master mode.

The block diagram of I<sup>2</sup>C interface is shown in the figure below.






Figure 17-1 Functional Block Diagram Of I2C

Note: in SMBus mode, smbalert is an optional signal. If SMBus is disabled, the signal cannot be used

#### 17.3.2.1 Start and stop conditions

All data transfers always start with the start bit and end with the stop bit. The start and stop conditions are generated by software in the master mode. Start bit is a level conversion from high to low on SDA line when SCL is high. Stop bit is a level transition from low to high on SDA line when SCL is high. as shown in the figure below.

SDA MSB ACK

SCL Start Stop condition

Figure 17-2 I2C Bus Protocol

### 17.3.2.2 Clock synchronization and Arbitration

The I<sup>2</sup>C module supports multi-master arbitration, which means two masters can initiate an I<sup>2</sup>C START operation concurrently when the bus is inactive. So some mechanisms are needed to grant a master the access to the bus. This process is generally named Clock Synchronization and Arbitration.

I<sup>2</sup>C module has two key features:

nsing.com.sg

**NSING** 

 SDA and SCL are open-drain circuit structures, and the signal 'wire-AND' logic is realized through an external pull-up resistor.

The SDA and SCL pins will also detect the level on the pin while outputting the signal to check whether the
output is consistent with the previous output. This provides the hardware basis for "Clock Synchronization" and
"Bus Arbitration".

The I<sup>2</sup>C device on the bus is to output logic 0 by grounding the line. Based on the characteristics of the I<sup>2</sup>C bus, if one device sends logic 0 and the other sends logic 1, then the line sees only logic 0, so there is no possibility of level conflicts on the line.

The physical connection of the bus allows the master to read data while writing data to the bus. In this way, when two masters are competing for the bus, the one that sends logic 0 does not know the occurrence of the competition. Only the one that sends logic 1 will find the conflict (when writing a logic 1, but read 0) and exit the competition.

**Clock synchronization** 

The high-to-low switching of the SCL line causes the devices to begin counting their low-level periods, and once the device's clock goes low, it keeps the SCL line in this state until the high-level of the clock is reached. However, if another clock is still in the low period, the low-to-high switch of this clock will not change the state of the SCL line. Therefore, the SCL line is kept low by the device with the longest low-level period. A device with a short low-level period will enter a high-level wait state.

When all related devices have counted their low periods, the clock line is released and goes high, after which there is no difference in the state of the device clock and SCL lines, and all devices will begin counting their high periods, the device that completes the high period first will pull the SCL line low again.

In this way, the low-level period of the generated synchronous SCL clock is determined by the device with the longest low-level clock period, and the high-level period is determined by the device with the shortest high-level clock period.

Arbitration

Arbitration, like synchronization, is to resolve bus control conflicts in the case of multiple masters. The arbitration process has nothing to do with the slave. When the two masters both produce a valid start bit when the bus is idle, in this case, it is necessary to decide which master will complete the data transmission. This is the process of arbitration.

Each master controller does not have the priority level of controlling the bus, which is all determined by arbitration. The bus control is determined and carried out bit by bit. They follow the principle of "low level first", that is, whoever sends the low level first will control the bus. During the arbitration of each bit, when SCL is high, each host checks whether its own SDA level is the same as that sent by itself. In theory, if the content transmitted by two hosts is exactly the same, then they can successfully transmit without errors. If a host sends a high level but detects that the SDA line is low, it considers that it has lost arbitration and shuts down its SDA output driver, while the other host continues to complete its own transmission.

17.3.2.3 I2C data communication process

Each I<sup>2</sup>C device is identified by a unique address. According to the device function, they can be either a transmitter or a receiver.

The I<sup>2</sup>C host is responsible for generating the start bit and the end bit in order to start and end a transmission. And is responsible for generating the SCL clock.



The I<sup>2</sup>C module supports 7-bit and 10-bit addresses, and the user can configure the address of the I<sup>2</sup>C slave through software. After the I<sup>2</sup>C slave detects the start bit on the I<sup>2</sup>C bus, it starts to receive the address from the bus, and compares the received address with its own address. Once the two addresses are matched, the I<sup>2</sup>C slave will send an acknowledgement (ACK) and respond to subsequent commands on the bus: transmit or receive the requested data. In addition, if the software opens a broadcast call, the I<sup>2</sup>C slave always sends a confirmation response to a broadcast address (0x00).

Data and address are transmitted in 8-bit width, with the most significant bit first. The 1 or 2 bytes following the start condition is the address (1 byte in 7-bit mode, 2 bytes in 10-bit mode). The address is only sent in master mode. During the 9th clock period after 8 clocks of a byte transmission, the receiver must send back an acknowledge bit (ACK) to the transmitter, as shown in the Figure 17-2 I2C Bus Protocol.

Software can enable or disable acknowledgement (ACK), and can set the I<sup>2</sup>C interface address (7-bit, 10-bit address or general call address).

#### 17.3.2.4 I2C slave transmission mode


In slave mode, the transmission reception flag bit (I2C\_STS2.TRF) indicates whether it is currently in receiver mode or transmission mode. When sending data to I<sup>2</sup>C bus in transmission mode, the software should follow the following steps:

- 1. First, enable I<sup>2</sup>C peripheral clock and configure the clock related register in I2C\_CTRL1, ensuring the correct I<sup>2</sup>C timing. After these two steps are completed, I<sup>2</sup>C runs in slave mode, waiting for receiving start bit and address.
- 2. I<sup>2</sup>C slave receives a start bit first, and then receives a matching 7-bit or 10-bit address. I<sup>2</sup>C hardware will set the I2C\_STS1.ADDRF(received address and matched its own address). The software should monitor this bit regularly or have an interrupt to monitor this bit. After this bit is set, the software reads I2C\_STS1 register and then read I2C\_STS2 register to clear the I2C\_STS1.ADDRF bit. If the address is in 10 bit format, the I<sup>2</sup>C master should then generate a START and send an address header to the I<sup>2</sup>C bus. After detecting START and the following address header, the slave will continue to set I2C\_STS1.ADDRF bit. The software continues to read I2C\_STS1 register and read I2C\_STS2 register to clear the I2C\_STS1.ADDRF bit a second time.
- 3. I<sup>2</sup>C enters the data sending state, and now shift register and data register I2C\_DAT are all empty, so the hardware will set the I2C\_STS1.TXDATE(send data empty). At this time, the software can write the first byte data to I2C\_DAT register, however, because the byte of the I2C\_DAT register is immediately moved into the internal shift register, the I2C\_STS1.TXDATE bit is not cleared to zero. When the shift register is not empty, I<sup>2</sup>C starts to send data to I<sup>2</sup>C bus.
- 4. During the transmitting of the first byte, the software writes the second byte to I2C\_DAT, neither the I2C\_DAT register nor the shift register is empty. The I2C\_STS1.TXDATE bit is cleared to 0.
- 5. After the first byte is sent, I2C\_STS1.TXDATE is set again, and the software writes the third byte to I2C\_DAT, the same time, the I2C\_STS1.TXDATE bit is cleared. After that, as long as there is still data to be sent and I2C\_STS1.TXDATE is set to 1, the software can write a byte to I2C\_DAT register.
- 6. During the transmitting of the second last byte, the software writes the last data to the I2C\_DAT register to clear the I2C\_STS1.TXDATE flag bit, and then the I2C\_STS1.TXDATE status is no longer concerned. The I2C\_STS1.TXDATE bit is set after the second last byte is sent until the stop end bit is detected.
- 7. According to the I<sup>2</sup>C protocol, the I<sup>2</sup>C master will not send a ACK to the last byte received. Therefore, after the



last byte is sent, the I2C\_STS1.ACKFAIL bit (acknowledge fail) of the I<sup>2</sup>C slave will be set to notify the software of the end of sending. The software writes 0 to the I2C STS1.ACKFAIL bit to clear this bit.

Figure 17-3 Transfer Sequence Diagram Slave Transmitter



#### Instructions:

- 1. EV1: I2C STS1.ADDRF = 1, read STS1 and then STS2 to clear the event.
- 2. EV3-1: I2C STS1.TXDATE=1, shift register is empty, data register is empty, write DAT.
- 3. EV3: I2C STS1.TXDATE=1, shift register is not empty, data register is empty, write DAT will clear the event.
- 4. EV3-2: I2C\_STS1.ACKFAIL=1, ACKFAIL bit of STS1 register write "0" to clear the event.

#### Notes:

- (1) EV1 and EV3 1 event prolongs the low SCL time until the end of the corresponding software sequence.
- (2) The software sequence of EV3 must be completed before the end of the current byte transfer.

### 17.3.2.5 I<sup>2</sup>C slave receiving mode

When receiving data in slave mode, the software should follow these steps:

- 1. First, enable I<sup>2</sup>C peripheral clock and configure the clock related register in I2C\_CTRL1 ensuring the correct I<sup>2</sup>C timing. After these two steps are completed, I<sup>2</sup>C runs in slave mode, waiting for receiving start bit and address.
- 2. After receiving the START condition and the matched 7-bit or 10-bit address, I<sup>2</sup>C hardware will set I2C\_STS1.ADDRF bit(the address received and matched with its own address) to 1. This bit should be detected by software polling or interrupt. After it is found that it is set, the software clears the I2C\_STS1.ADDRF bit by reading I2C\_STS1 register first and then I2C\_STS2 register. Once the I2C\_STS1.ADDRF bit is cleared,the I<sup>2</sup>C slave starts to receive data from the I<sup>2</sup>C bus.
- 3. When the first byte is received, the I2C\_STS1.RXDATNE bit (the received data is not empty) is set to 1 by hardware. If the I2C\_CTRL2.EVTINTEN and I2C\_CTRL2.BUFINTEN bits are set, an interrupt is generated. The software should check this bit by polling or interrupt. Once it is found that it is set, the software can read the



first byte of I2C\_DAT register, and then the I2C\_STS1.RXDATNE bit is cleared to 0. Note that if the I2C CTRL1.ACKEN bit is set, after receiving a byte, the slave should generate a response pulse.

- 4. At any time, as long as the I2C\_STS1.RXDATNE bit is set to 1, the software can read a byte from the I2C\_DAT register. When the last byte is received, I2C\_STS1.RXDATNE is set to 1 and the software reads the last byte.
- 5. When the slave detects the STOP bit on I<sup>2</sup>C bus, set I2C\_STS1.STOPF to 1, and if the I2C\_CTRL2.EVTINTEN bit is set, an interrupt will be generated. The software clears the I2C\_STS1.STOPF bit by reading the I2C\_STS1 register before writing the I2C\_CTRL1 register (see EV4 in the following figure).




Figure 17-4 Transfer Sequence Diagram Of Slave Receiver

#### Instructions:

- 1. EV1: I2C STS1.ADDRF = 1, read STS1 and then STS2 to clear the event.
- 2. EV2: I2C STS1.RXDATNE =1, reading DAT will clear this event.
- 3. EV4: I2C STS1.STOPF=1, reading STS1 and then writing the CTRL1 register will clear this event.

#### Notes:

- (1)EV1 event prolongs the time when SCL is low until the end of the corresponding software sequence.
- (2) The software sequence of EV2 must be completed before the end of the current byte transmission.

#### 17.3.2.6 I<sup>2</sup>C master transmission mode

In the master mode, the  $I^2C$  interface starts data transmission and generates a clock signal. Serial data transmission always starts with a start condition and ends with a stop condition. When the START condition is generated on the bus through the start bit, the device enters the master mode.

When sending data to I<sup>2</sup>C bus in master mode, the software should operate as follows:

First, enable the I<sup>2</sup>C peripheral clock, and configure the clock-related registers in I2C\_CTRL1 to ensure the
correct I<sup>2</sup>C timing. When these two steps are completed, I<sup>2</sup>C runs in the slave mode by default, waiting for
receiving the start bit and address.



- 2. When BUSY=0, I2C\_CTRL1.STARTGEN bit set to 1, and the I<sup>2</sup>C interface will generate a start condition and switch to the master mode (I2C STS2.MSMODE bit is 1).
- 3. Once the start condition is issued, I<sup>2</sup>C hardware will set I2C\_STS1.STARTBF bit(START bit flag)and then enters the master mode. If the I2C\_CTRL2.EVTINTEN bit is set, an interrupt will be generated. Then the software reads the I2C\_STS1 register and then writes a 7-bit address bit or a 10-bit address bit with an address header to the I2C\_DAT register to clear the I2C\_STS1.STARTBF bit. After the STARTBF bit is cleared to 0, I<sup>2</sup>C starts sending addresses or address headers to I<sup>2</sup>C bus.

In 10-bit address mode, sending a header sequence will generate the following events:

- I2C\_STS1.ADDR10F bit is set by hardware, and if I2C\_CTRL2.EVTINTEN bit is set, an interrupt is
  generated. Then the master reads the STS1 register, and then writes the second address byte into the DAT
  register.
- I2C\_STS1.ADDRF bit is set by hardware, and if I2C\_CTRL2.EVTINTEN bit is set, an interrupt is generated. Then the master reads the STS1 register, followed by the STS2 register.

Note: in the transmitter mode, the master device first transmits the header byte (11110xx0) and then transmits the lower 8 bits of the slave address. (where xx represents the highest 2 bits of the 10-bit address).

In the 7-bit address mode, only one address byte needs to be sent out. Once the address byte is sent out:

I2C\_STS1.ADDRF bit is set by hardware, and if I2C\_CTRL2.EVTINTEN bit is set, an interrupt is
generated. Then the master device waits for reading the STS1 register once, followed by reading the STS2
register.

Note: in the transmitter mode, when the master transmits the slave address, set the lowest bit to "0".

Note: in 7-bit address mode, don't set the slave address to 0xF0 to prevent the I2C\_STS1.ADDR10F bit from being set by hardware.

- 4. After the 7-bit or 10-bit address bit is sent, the I<sup>2</sup>C hardware sets the I2C\_STS1.ADDRF bit (address has been sent) to 1, if the I2C\_CTRL2.EVTINTEN bit is set, an interrupt is generated, and the software is cleared by reading the I2C\_STS1 register and then the I2C\_STS2 register I2C\_STS1.ADDRF.
- 5. I<sup>2</sup>C enters the data transmission state. Because the shift register and the data register (I2C\_DAT) are empty, the hardware sets the I2C\_STS1.TXDATE bit (transmission data empty) to 1, and then the software writes the first byte of data to the I2C\_DAT register, but because the byte written into the I2C\_DAT register is immediately moved into the internal shift register, the I2C\_STS1.TXDATE bit will not be cleared at this time. Once the shift register is not empty, I<sup>2</sup>C starts *transmitting* data to the bus.
- 6. During the transmission of the first byte, the software writes the second byte to I2C\_DAT, and I2C\_STS1.TXDATE is cleared at this time. At any time, as long as there is data waiting to be sent and the I2C\_STS1.TXDATE bit is set to 1, the software can write a byte to the I2C\_DAT register.
- 7. In the process of sending the penultimate byte, the software writes the last byte of data to I2C\_DAT to clear the I2C\_STS1.TXDATE flag bit. After that, there is no need to care about the status of the I2C\_STS1.TXDATE bit. The I2C\_STS1.TXDATE bit will be set after the penultimate byte is sent, and will be cleared when the stop bit (STOP) is sent.



8. After the last byte is sent, because the shift register and the I2C\_DAT register are empty at this time, the I<sup>2</sup>C host sets the I2C\_STS1.BSF bit (byte transmission end), and the I<sup>2</sup>C interface will keep SCL low before clearing the I2C\_STS1.BSF bit. After reading I2C\_STS1, writing to the I2C\_DAT register will clear the I2C\_STS1.BSF bit. The software sets the I2C\_CTRL1.STOPGEN bit at this time to generate a stop condition, and then the I<sup>2</sup>C interface will automatically return to the slave mode (I2C\_STS2.MSMODE bit is cleared).

7-bit address Master Master Master Master Slave Master Master Slave Tx Start Address(W) ACK Data 1 ACK Data2 ACK DataN ACK Stop EV5 EV8 EV8 EV8-2 EV6 EV8-1 10-bit address Master Master Slave Master Slave Master Slave Master ACK Address ACK ACK Start Header(W) Data 1 DataN ACK Stop EV5 EV6 EV8-1 EV8 EV8 EV8-2

Figure 17-5 Master Transmitter Transmission Sequence Diagram

#### Instructions:

- 1. EV5: I2C STS1.STARTBF = 1, reading STS1 and writing the address to the DAT register will clear the event.
- 2. EV6: I2C STS1.ADDRF = 1, read STS1 and then STS2 to clear the event.
- 3. EV8 1: I2C STS1.TXDATE = 1, shift register is empty, data register is empty, write DAT register.
- 4. EV8: I2C\_STS1.TXDATE = 1, shift register is not empty, data register is empty, write to DAT register will clear the event.
- 5. EV8\_2: I2C\_STS1.TXDATE = 1, I2C\_STS1.BSF = 1, request to set stop bit. These two events are cleared by the hardware when a stop condition is generated.
- 6. EV9: I2C\_STS1.ADDR10F = 1, read STS1 and then write to DAT register to clear the event.

#### Notes:

- (1) EV5, EV6, EV9, EV8\_1 and EV8\_2 event prolonged the low SCL time until the end of the corresponding software sequence.
- (2) The software sequence of EV8 must be completed before the end of the current byte transfer.
- (3) When I2C STS1.TXDATE or I2C STS1.BSF bit is set, stop condition should be arranged when EV8 2 occurs.

#### 17.3.2.7 I<sup>2</sup>C master receiving mode

In master mode, software receiving data from I<sup>2</sup>C bus should follow the following steps:



- 1. First, enable the I<sup>2</sup>C peripheral clock and configure the clock-related registers in I2C\_CTRL1, in order to ensure that the correct I<sup>2</sup>C timing is output. After enabling and configuring, I<sup>2</sup>C runs in slave mode by default, waiting to receive the start bit and address.
- 2. When BUSY=0, set the I2C\_CTRL.STARTGEN bit, and the I<sup>2</sup>C interface will generate a start condition and switch to the master mode (I2C\_STS2.MSMODE bit is set to 1).
- 3. Once the start condition is issued, the I<sup>2</sup>C hardware sets I2C\_STS1.STARTBF(start bit flag) and enters the host mode. If the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. Then the software reads the I2C\_STS1 register and then writes a 7-bits address or a 10-bits address with an address header to the I2C\_DAT register, in order to clear the I2C\_STS1.STARTBF bit. After the I2C\_STS1.STARTBF bit is cleared to 0, I<sup>2</sup>C begins to send the address or address header to the I<sup>2</sup>C bus.

In 10-bits address mode, sending a header sequence will generate the following events:

- The I2C\_STS1.ADDR10F bit is set to 1 by hardware, and if the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. Then the master device reads the STS1 register, and then writes the second byte of address into the DAT register.
- The I2C\_STS1.ADDRF bit is set to 1 by hardware, and if the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. Then the master device reads the STS1 register and the STS2 register in sequence.

Note: in the receiver mode, the master device sends the header byte (11110xx0) firstly, then sends the lower 8 bits of the slave address, and then resends a start condition followed by the header byte (11110xx1) (where xx represents the highest 2 digits of the 10-bits address).

In the 7-bits address mode, only one address byte needs to be sent, once the address byte is sent:

The I2C\_STS1.ADDRF bit is set to 1 by hardware, and if the I2C\_CTRL2.EVTINTEN bit is set to 1, an
interrupt will be generated. Then the master device waits to read the STS1 register once, and then reads the
STS2 register.

Note: in the receiving mode, the master device sets the lowest bit as '1' when sending the slave address.

Note: in 7-bit address mode, don't set the slave address to 0xF0 to prevent the I2C\_STS1.ADDR10F bit from being set by hardware.

- 4. After the 7-bits or 10-bits address is sent, the I<sup>2</sup>C hardware sets the I2C\_STS1.ADDRF bit (address has been sent) to 1. If the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. The software clears the I2C\_STS1.ADDRF bit by reading the I2C\_STS1 register and the I2C\_STS2 register in sequence. If in the 10-bit address mode, software should set the I2C\_CTRL1.STARTGEN bit again to regenerate a START. After the START is generated, the I2C\_STS1.STARTBF bit will be set. The software should clear the I2C\_STS1.STARTBF bit by reading I2C\_STS1 firstly and then writing the address header to I2C\_DAT, and then the address header is sent to the I<sup>2</sup>C bus, I2C\_STS1.ADDRF is set to 1 again. The software should clear the I2C\_STS1.ADDRF bit again by reading I2C\_STS1 and I2C\_STS2 in sequence.
- 5. After sending the address and clearing the I2C\_STS1.ADDRF bit, the I<sup>2</sup>C interface enters the host receiving mode. In this mode, the I<sup>2</sup>C interface receives data bytes from the SDA line and sends them to the DAT register through the internal shift register. Once the first byte is received, the hardware will set the I2C\_STS1.RXDATNE bit (not empty flag bit of received data) to 1, and if the I2C\_CTRL1.ACKEN bit is set to 1, an acknowledge pulse will be sent. At this time, the software can read the first byte from the I2C\_DAT



- register, and then the I2C\_STS1.RXDATNE bit is cleared to 0. After that, as long as I2C\_STS1.RXDATNE is set to 1, the software can read a byte from the I2C\_DAT register.
- 6. The master device sends a NACK after receiving the last byte from the slave device. After receiving the NACK, the slave device releases the control of SCL and SDA lines; the master device can send a stop/restart condition. In order to generate a NACK pulse after receiving the last byte, the software should clear the I2C\_CTRL1.ACKEN bit immediately after receiving the penultimate byte (N-1). In order to generate a stop/restart condition, the software must set the I2C\_CTRL1.STOPGEN bit or I2C\_CTRL1.STARTGEN to 1 after reading the penultimate data byte. This process needs to be completed before the last byte is received to ensure that the NACK is sent for the last byte.
- 7. After the last byte is received, the I2C\_STS1.RXDATNE bit is set to 1, and the software can read the last byte. Since I2C\_CTRL1.ACKEN has been cleared to 0 in the previous step, I<sup>2</sup>C no longer sends ACK for the last byte, and generates a STOP bit after the last byte is sent.

Note: the above steps require the number of bytes N>1. If N=1, step 6 should be executed after step 4, and it needs to be completed before the reception of byte is completed.




Figure 17-6 Master Receiver Transmission Sequence Diagram

#### Instructions:

- 1. EV5: I2C\_STS1.STARTBF=1, reading STS1 and then writing the address into the DAT register will clear this event
- 2. EV6: I2C\_STS1.ADDRF=1, reading STS1 and STS2 in sequence will clear this event. In the 10-bits master receiving mode, the I2C\_CTRL1.STARTGEN should be set to 1 after this event.
- 3. EV6\_1: There is no corresponding event flag, only suitable for receiving 1 byte. Just after EV6 (that is after clearing I2C STS1.ADDRF), the generation bits for acknowledge and stop condition should be cleared.
- 4. EV7: I2C STS1.RXDATNE=1, read the DAT register to clear this event.
- 5. EV7\_1: I2C\_STS1.RXDATNE =1, read the DAT register to clear this event. Set I2C\_CTRL1.ACKEN=0 and I2C\_CTRL1.STOPGEN=1.
- 6. EV9: I2C STS1.ADDR10F=1, reading STS1 and then writing to the DAT register will clear this event.

#### Notes:

(1) If a single byte is received, it is NA.



- (2) EV5, EV6, and EV9 events extend the low level of SCL until the corresponding software sequence ends.
- (3) The EV7 software sequence shall be completed before the end of the current byte transmission.
- (4) The software sequence of EV6\_1 or EV7\_1 shall be completed before the ACK pulse of the current transmission byte.

#### 17.3.3 Error Conditions Description

I<sup>2</sup>C errors mainly include bus error, acknowledge error, arbitration loss, overload\ underload error. These errors may cause communication failure.

#### 17.3.3.1 Acknowledge Failure(ACKFAIL)

The interface have a acknowledge bit is detected that does not match the expectation, it will occurs acknowledge failure error, I2C STS1.ACKFAIL bit is set. An interrupt occurs, when I2C CTRL2.ERRINTEN bit is set to 1.

When transmitter receives a NACK, The communication must be reset: Device in slave mode, hardware release the bus; Device in master mode, it must generate a stop condition from software.

#### 17.3.3.2 Bus Error(BUSERR)

when address or data is transmissing, I<sup>2</sup>C interface receive external stop or start condition, it will happen a bus error, I2C STS1. BUSERR bit is set. An interrupt occurs, when I2C CTRL2.ERRINTEN bit is set to 1.

I<sup>2</sup>C device as master, when the bus does not release by hardware, as the same time it done not affect the current status of sending, The current sending will determined by software whether suspend.

I<sup>2</sup>C device as slave, when data is discarded in transmission and the bus releases by hardware, it will have two situation. It is an wrong start condition, the slave device as a restart and waits for addreds or stop condition. It is an wrong stop condition, the slave device as a normal stop condition and the hardware releases the bus.

#### 17.3.3.3 Arbitration Lost(ARLOST)

The interface have arbitration lost is detected, it will occurs arbitration lost error, , I2C\_STS1. ARLOST bit is set. An interrupt occurs, when I2C\_CTRL2.ERRINTEN bit is set to 1.

I<sup>2</sup>C interface will go to slave mode automatically(I2C\_STS2.MSMODE bit is cleared). When the I<sup>2</sup>C interface lost the arbitration, in the same communication, it can not respond to its slave address, but it can respond when master win the bus retransmits a start signal. Hardware release the bus.

#### 17.3.3.4 Overrun/Underrun Error(OVERRUN)

In slave mode, Overrun/Underrun error(OVERRUN) can easily occur if clock stretching is disabled.

When I<sup>2</sup>C interface is receiving data (I2C\_STS1.RXDATNE=1, data have received in register), and I2C\_DAT register still has previous byte which has not been read, it will occurs a overrun error. In this situation, the last received data is discarded. And software should clear I2C\_STS1.RXDATNE bit, transmitter retransmit last byte.

When I<sup>2</sup>C interface is sending data(I2C\_STS1.TXDATE=1, new data has not sent to register), and I2C\_DAT register still empty, it will occur a underrun error. In this situation, the previous byte in the I2C\_DAT register is sent repeatedly. And user makes sure it happen underrun error. The receiver discard repeatedly byte, and transmitter should follow specified time according to I<sup>2</sup>C bus standard updata I2C\_DAT register.

In sending the first byte, it must clear I2C STS1.ADDRF bit and the I2C DAT register must be written before the



first SCL is raised. If cannot make sure do that, the first byte should be discard by receiver.

#### 17.3.4 DMA Application

DMA can generate a requests when transfer data register empty or full. DMA can oprate write data to I<sup>2</sup>C or read data from I<sup>2</sup>C reduce the CPU overload.

Before the current byte transfers end, DMA requests must be responded. If set the DMA channel transfer data is done, DMA will send EOT(End Of Transmission) to I<sup>2</sup>C, and ocurr a interrupt when enable interrupt bit.

In the master transfer mode, if in EOT interrupt handler DMA request need to be disbale, and I2C\_STS1.BSF event first come before stop condition set.

In the master receive mode, the data of received is great than or equal to 2, DMA will send a hardware signal EOT\_1 in DMA transmission(byte number-1). If set I2C\_CTRL2.DMALAST bit, when has have sent the EOT\_1 next byte it will send a NACK automatically. The user can set a stop condition in the interrupt handler after the DMA transfer is completed, in interrupt enable.

#### 17.3.4.1 Transmit process

DMA mode can be enabled by setting the I2C\_CTRL2.DMAEN bit. When I2C\_STS1.TXDATE bit is set, the data will send to I2C\_DAT from storage area by the DMA. DMA assigns a channle for I<sup>2</sup>C transmission, (x is the channel number) the following step must be opreate:

- 1. In the DMA\_PADDRx register set the I2C\_DAT register address. Data will be send to address in every I2C STS1.TXDATE event.
- 2. In the DMA\_MADDRx register set the memory address. Data will send to I2C\_DAT address in every I2C STS1.TXDATE event.
- 3. In the DMA\_TXNUMx register set the number of need to be transferred. In every I2C\_STS1.TXDATE event this number-1 until 0.
- 4. In the DMA CHCFGx register set PRIOLVL[1:0] bit to configure the priority of channel.
- 5. In the DMA\_CHCFGx register set DIR bit to configure when ocurrs an interrupt whether send a half data or all completed.
- 6. In the DMA CHCFGx register set CHEN bit to enable transfer channel.
- 7. When DMA transfer data is done, DMA need send a EOT/EOT\_1 signal to I<sup>2</sup>C indicate this transfer is done. If interrupt is enable, DMA ocurrs a interrupt.

Note: if DMA is used for transmission, do not set I2C\_CTRL2.BUFINTEN bit.

#### 17.3.4.2 Receive process

DMA mode can be enabled by setting I2C\_CTRL2.DMAEN bit. When data byte is received,DMA will send I<sup>2</sup>C data to storage area. To set DMA channel for I2C I<sup>2</sup>C reception, the following steps must be opreate:

- In DMA\_PADDRx register set the address of the I2C\_DAT register. In every I2C\_STS1.RXDATEN event, data
  will send from address to storage area.
- In DMA\_MADDRx register set the memory area address. In every I2C\_STS1.RXDATEN event, data will send from I2C\_DAT register to storage area.

nsing.com.sg

**N**SING

- In DMA\_TXNUMx register set the number of need to be transferred. In every I2C\_STS1.RXDATEN event the number-1 until 0.
- 4. In DMA CHCFGx register set PRIOLVL[0:1] to configure the priority of channel.
- 5. In DMA\_CHCFGx register clear DIR to configure when ocurrs a interrupt request whether received half data or all data is received.
- 6. In the DMA CHCFGx register set CHEN bit to activate the channle.
- 7. When DMA tansfer data is done, DMA need to send EOT/EOT\_1 signal to I<sup>2</sup>C indicate this transfer is done, if interrupt is enbale, DMA ocurrs a interrupt.

Note: if DMA is used for receiving, do not set I2C CTRL2.BUFINTEN bit.

#### 17.3.5 Packet Error Check

Setting the I2C\_CTRL1.PECEN bit to 1 enable the PEC function. PEC uses CRC-8 algorithm to calculate all information bytes including address and read/write bits. It can improve the reliability of communication. The CRC-8 polynomial uses by the PEC calculator is  $C(x) = x^8 + x^2 + x + 1$ .

In transmitting mode, software sets I2C\_CTRL1.PEC transfer bit in the last I2C\_STS1.TXDATE event, and then PEC will be transferred in the last byte. While in receiving mode, software sets I2C\_CTRL1.PEC transfer bit after the last I2C\_STS1.RXDATNE event, and then receives the PEC byte and compares the received PEC byte to the internally calculated PEC value. If it is not equal to the internally calculated PEC value, the receiver needs to send a NACK. If it is host receiver mode, NACK will be sent after PEC regardless of the calculated result. It should pay attention that I2C\_CTRL1.PEC bit has to be set before receiving.

If both DMA and PEC calculator are activated, I<sup>2</sup>C will automatically send or check the PEC value.

In transmittingmode, when I<sup>2</sup>C interface receives EOT signal from DMA controller, it will automatically send PEC following the last byte. In receiving mode, when I<sup>2</sup>C interface receives an EOT\_1 signal from DMA, it will automatically consider the next byte as PEC and compare it with the internally calculated PEC. It will happen a DMA request after receiving PEC.

In order to allow intermediate PEC transfer, I2C\_CTRL2.DMALAST bit is used to determine whether it is the last DMA transfer. And if it does the last DMA request of the master receiver, NACK will be sent automatically after receiving the last byte.

When arbitration is lost, PEC calculation is invalid.

### 17.3.6 Noise Filter

I<sup>2</sup>C interface protocol requires that 50ns burr should be filtered on SCL/SDA. So analog filter and digital filter are added in design. By default, analog filter are enable and can be set to disabled via I2C\_TMRISE.SCLAFENN/SDAAFENN. The analog filter can be configure via I2C\_TMRSE.SCLAFE/SDAAFW to set filter burrs with the width of 5ns, 15ns, 25ns, 35ns. Digital filter can be enabled by seeting I2C\_TMRISE.SCLDFW/SDADFW to a non-zeor value. The max width of filter is SCLDEW[3:0]/SDADFW[3:0]\*T<sub>PCLK</sub>. Enabling the digital filter will increase the hold time of SDA and the increment is (SDADFW[3:0]+1)\*T<sub>PCLK</sub>.



Table 17-1 SDADFW/ SCLDFW Recommended Configuration

ADD1 Chall	SDADFW/ SCLDFW Max Value										
APB1 Clock	Standard Mode	Fast Mode									
2MHz<=APB1<=5MHz	0	0									
5MHz <apb1<=10mhz< td=""><td>10</td><td>0</td></apb1<=10mhz<>	10	0									
10MHz <apb1<=20mhz< td=""><td>15</td><td>2</td></apb1<=20mhz<>	15	2									
20MHz <apb1<=30mhz< td=""><td>15</td><td>2</td></apb1<=30mhz<>	15	2									
30MHz <apb1<=32mhz< td=""><td>15</td><td>3</td></apb1<=32mhz<>	15	3									

#### 17.3.7 SMBus

#### 17.3.7.1 Introduction

The System Management Bus(SMBus or SMB) is a simple single-ended two-wire bus structure bus interface. Using SMBus can communicate with other device or other parts of the system, it able to communicate with multiple devices without other independent control wire. SMBus is a derivate if the I<sup>2</sup>C bus and provides a control bus for system and power management related tasks. If you want browse more information, please refer to the SMBus specification v2.0(http://smbus.org/specs/).

SMBus have three types of device standard.

- Master: device send command, generate clocks and stop transmmissions;
- Slave: device receive, respond to commands;
- Host: system have only one host. A device provides a master to system CPU. Host have function of master and slave, it supports SMBus alert protocol.

SMBus is a subset of the data transmission format of the I<sup>2</sup>C specification.

Similarities between SMBus and I2C:

- Both bus protocols contain of 2 wires (a clock wire SCL and a data wire SDA), with an optional SMBus alert wire.
- The data format is similar. SMBus data format is similar to 7-bit address format of I2C(See Figure 17-2).
- Both are master-slave communication modes, and the master device provides the clock.
- Both support multi master.

Differences between SMBus and I2C:

Table 17-2 Comparison Between Smbus And I2C

SMBus	I <sup>2</sup> C
Maximum transmission speed 100kHz	Maximum transmission speed 1MHz
Minimum transmission speed 10kHz	No minimum transmission speed
Low clock timeout 35ms	No clock timeout
Fixed logic level	V <sub>DD</sub> determined logic level
Different address types (reserved, dynamic, etc.)	7-bit, 10-bit, and broadcast call slave address
	types
Different bus protocols (quick command, call handling,	No bus protocol



SMBus	I <sup>2</sup> C
etc.)	

#### 17.3.8 SMBus usage

SMBus uses the system management bus to meet lightweight communication requirements. In general, SMBus is commonly used on the computer motherboard. It is mainly used to transmit ON/OFF instructions for power unit and provide a control bus for system and power management-related tasks.

#### 17.3.8.1 Device identification

In SMBus, any device acting as a slave device has an address called the slave address.

In order to distribute addres for each devices, it must have a unique device identifier(UDID) to distinguish devices.

#### 17.3.8.2 Bus protocol

SMBus specification includes eight bus protocols. If user wants to browse the details on protocols or SMBus address types, it can refer to the SMBus specification v2.0(<a href="http://smbus.org/specs/">http://smbus.org/specs/</a>). User's software can device what protocols are implemented.

Note: SMBus does not support Quick command protocol

Every packet through the SMBus complies with the SMBus protocol predefined format. SMBus is a subset of the data transfer format of I<sup>2</sup>C specification. As long as an I<sup>2</sup>C device can be accessed through one of the SMBus protocols, it is considered to be SMBus compliant.

#### 17.3.8.3 Address resolution protocol

The SMBus resolves address conflict by dynamically assigning a new unique address to each slave device. This is the address resolution protocol(ARP).

Any master device can connected bus to access all devices.

SMBus physical layer arbitration enable to distribute addresses. When device power on, the device's distribute address is not change, the protocol allows address retain when device power off.

When address is distributed, there is no extra SMBus packaging cost(the cost time that access distribute address device and access fixed address device is same).

#### 17.3.8.4 Timeout function

SMBus has a timeout feature: if it has taken too long time during the communication, it automatically resets the device. This is the reason why SMBus has a minimum transmission rate limitation to prevent the bus from locking up for a long time after the timeout occurs. I<sup>2</sup>C bus is essentially a "DC" bus, that is to say, if the slave is executing some subroutines and cannot respond in time while the master is accessing the slave, it can hold the clock. That can remind the host that the slave is busy but does not want to give up the current communication. This session can continue after the current task of the slave is over. I<sup>2</sup>C doesn't have a maximum limitation for the delay, but it is limited to 35ms in the SMBus system. According to the SMBus protocol, if a session takes too long, it means something is wrong with the bus, and all devices should be reset to eliminate this state. Like this, the slave device is not allowed to pull the clock down for too long. I2C\_STS1.TIMOUT bit indicates the status of this feature.



#### 17.3.8.5 SMBus alter mode

SMBus offers a optional interrupt signal SMBALERT(like SCL and SDA,is a wire-AND signal) that devices use to extend their control capabilities at expense of a pin. SMBus broadcast call address often combine with SMBALERT. There are 2 bytes message about SMBus.

A device which only has slave function can set I2C\_CTRL1.SMBALERT bit to indicate it want to communicate with host. The host handles the interrupt and accesses all SMBALERT devices through ARA(Alert Response Address, address value 0001100x). Only those devices that pull SMBALERT low can respond to ARA. This state is identified by the I2C\_STS1.SMBALERT. The 7-bit device address provided from the sending device is placed on the 7 most significant bits of the byte, the eighth bit can be either '0' or '1'.

When more than one device's SMBALERT is low, the highest priority(The smaller the address, the higher the priority) can win bus communication through the standard arbitration during address transmission. If confirming the slave address, device's SMBALERT is no longer pulled low. If message transmitted completely, device's SMBALERT still is low, it mean host will read ARA again. The host can periodically access the ARA when the SMBALERT signal is not used.

#### 17.3.8.6 SMBus communication process

The communication process on SMBus is similar to that on I2C.To use the SMBus mode, you need to configure SMBus specific registers in the program, respond and process SMBus specific flag, and implement the upper-layer protocols described in the SMBus manual.

1.At first, set I2C\_CTRL1.SMBMODE bit, and configure I2C\_CTRL1.SMBTYPE bit and I2C\_CTRL1.ARPEN bit according to the application requirements. If I2C\_CTRL1.ARPEN=1 and I2C\_CTRL1.SMBTYPE=0, use the default address of the SMB device. If I2C\_CTRL1.ARPEN=1 and I2C\_CTRL1.SMBTYPE=1, use the SMB master header field.

2.In order to support ARP (I2C\_CTRL1.ARPEN=1), in SMBus host mode (I2C\_CTRL1.SMBTYPE=1), software needs to respond to the I2C\_STS2.SMBHADDR bit (in SMBus slave mode, respond to I2C\_STS2.SMBDADDR bit) and implement the functions according to the ARP protocol.

3.To support the SMBus warning mode, software should respond to the SMBALERT bit and implement the corresponding functions.

### 17.4 Debug Mode

When the microcontroller enters the debug mode (Cortex®-M4F core is in the stop state), configure the DBG\_CTRL.I2CxSMBUS\_TIMEOUT bit in the DBG module, select SMBUS timeout to continue normal work or stop. See Section 22.3.2 for details.

### 17.5 Interrupt Request

All I<sup>2</sup>C interrupt requests are listed in the following table.

Table 17-3 I<sup>2</sup>C Interrupt Request

Interrupt Function	Interrupt Event	Event Flag	Set Control Bit
120	Start bit sent (master)	STARTBF	EVTINTEN
I <sup>2</sup> C event interrupt	Address sent (master) or	ADDRF	EVIINIEN



Interrupt Function	Interrupt Event	Event Flag	Set Control Bit				
	address matched (slave)						
	10-bit header sent (master)	ADDR10F					
	Received stop (slave)	STOPF					
	Data byte transfer completed.	BSF					
	Receive buffer is not empty.	RXDATNE	EVTINTEN and BUFINTEN				
	Send buffer is empty.	TXDATE	EVITIVIEN AND BUFINIEN				
	Bus error	BUSERR					
	Lost arbitration (master)	ARLOST					
	Acknowledge fail	ACKFAIL					
I <sup>2</sup> C error interrupt	Overrun/underrun	OVERRUN	ERRINTEN				
	PEC error	PECERR					
	Timeout /Tlow error	TIMOUT					
	SMBus Alert	SMBALERT					

#### Notes:

- 1. STARTBF, ADDRF, ADDR10F, STOPF, BSF, RXDATNE and TXDATE are merged into the event interrupt channel through logical OR.
- 2. BUSERR, ARLOST, ACKFAIL, OVERRUN, PECERR, TIMEOUT and SMBALERT are merged into the error interrupt channel through logical OR.

## 17.6 I<sup>2</sup>C Register

These peripheral registers can be operated by half word (16 bits) or word (32 bits)

### 17.6.1 I2C Register Overview

**Table 17-4 I2C Register Overview** 

Offset	Register	31	30	29		28	,	26	25	3 3	24	23	22	;	21	70	19	2 8	17	16	15	14	13	12	11	10	6	∞	7	9	S	4	3	2	-	0
000h	I2C_CTRL1									R	Reser	rveo	i								CWDECET	Reserved	SMBALERT	DEC	ACKPOS	ACKEN	STOPGEN	STARTGEN	NOEXTEND	GCEN	PECEN	ARPEN	SMBTYPE	Reserved	SMBMODE	EN
	Reset Value																				0		0	0	0	0	0	0	0	0	0	0	0		0	0
004h	I2C_CTRL2											F	leserv	ved	l									DMALAST	DMAEN	BUFINTEN	EVTINTEN	ERRINTEN		Reserved		CI	.KFR	EQ[:	5:0]	
	Reset Value																							0	0	0	0	0		_	0	0	0	0	0	0
008h	I2C_OADDR1		Reserved Res												ADDR[7:1]					ADDR0																
	Reset Value																				0						0	0	0	0	0	0	0	0	0	0
00Ch	I2C_OADDR2														R	esei	rve	ed													AD	DR2	[7:1]			DUALEN
	Reset Value																												0	0	0	0	0	0	0	0
010h	I2C_DAT														D	esei	rve.	od.														DAT.	A[7:0	]		
01011	Reset Value														K	CSCI		.u											0	0	0	0	0	0	0	0



014h	12C_STS1								Rese	erve	ed				SMBALERT	TIMOUT	Reserved	PECERR	OVERRUN	ACKFAIL	ARLOST	BUSERR	TXDATE	RXDATNE	Reserved	STOPF	ADDR10F	BSF	ADDRF	STARTBF
	Reset Value														0	0		0	0	0	0	0	0	0		0	0	0	0	0
018h	I2C_STS2								Rese	erve	ed						Pl	ECVA	L[7:	0]			DUALFLAG	SMBHADDR	SMBDADDR	GCALLADD	Reserved	TRF	BUSY	MSMODE
	Reset Value														0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
01Ch	I2C_CLKCTRL								Rese	erve	ed				FSMODE	DUTY	•	Keserved					CLk	КСТЕ	RL[1	1:0]				
	Reset Value														0	0	٤	Ke	0	0	0	0	0	0	0	0	0	0	0	0
020h	I2C_TMRISE	SCLAFENN		SCLAFW[1:0]	SDAAFENN	[0.1]WI A A CIS	SDAAF W[1:0]	SC	CLDF	·W	[3:0]	SDAI	OFV	W[3:0]				Rese	rved							TI	MRIS	E[5:	0]	
	Reset Value	0	0	0	0	0	0	0	0	0	0	0 0	1	0 0											0	0	0	0	0	0

## 17.6.2 Control Register 1 (I2C\_CTRL1)

Address offset: 0x00 Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SW RESET	Reserved	SMB ALERT	PEC	ACK POS	ACKEN	STOP GEN	START GEN	NO EXTEND	GCEN	PECEN	ARPEN	SMB TYPE	Reserved	SMB MODE	EN
rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw	rw

Bit Field	Name	Description
		Software reset
		Make sure the I <sup>2</sup> C bus is idle before resetting this bit.
15	SWRESET	0: I <sup>2</sup> C not reset;
15	SWKESEI	1: I <sup>2</sup> C reset.
		Note: this bit can be used when the I2C_STS2.BUSY bit is set to 1 and no stop condition is detected
		on the bus.
14	Reserved	Reserved, the reset value must be maintained.
		SMBus alert
13	SMBALERT	It can be set or cleared by software. When I2C_CTRL1.EN=0, it will be cleared by hardware.
13	SWIDALEKI	0: SMBAlert pin go high. The response address header is followed by the NACK signal;
		1: SMBAlert pin go low. The response address header is followed by the ACK signal.
		Packet error checking
		It can be set or cleared by software. It will be cleared by hardware when PEC has been transferred,
12	PEC	or by start or stop condition, or when I2C_CTRL1.EN=0.
12	TEC	0: No PEC transfer
		1: PEC transfer.
		Note: when arbitration is lost, the calculation of PEC is invalid.
		Acknowledge/PEC Position (for data reception)
11	ACKPOS	It can be set or cleared by software. Or when I2C_CTRL1.EN=0, it will be cleared by hardware.
11	ACKI OS	0: I2C_CTRL1.ACKEN bit determines whether to send an ACK to the byte currently being
		received; I2C_CTRL1.PEC bit indicates that the byte in the current shift register is PEC.




Bit Field	Name	Description
		1: I2C_CTRL1.ACKEN bit etermines whether to send an ACK to the next received byte;
		I2C_CTRL1.PEC bit indicates that the next byte received in the shift register is PEC.
		Note:
		ACKPOS bit can only be used in 2-byte receiving configuration and must be configured before
		receiving data.
		For the second byte of NACK, the I2C_CTRL1.ACKEN bit must be cleared after the
		I2C_STS1.ADDRF bit is cleared.
		To detect the PEC of the second byte, the I2C_CTRL1.PEC bit must be set after the ACKPOS bit is
		configured and when the ADDR event is extended.
		Acknowledge enable
		It can be set or cleared by software. Or when I2C_CTRL1.EN equals to 0, it will be cleared by
10	ACKEN	hardware.
		0: No acknowledge send;
		1: Send an acknowledge after receiving a byte
		Stop generation
		It can be set or cleared by software. Or it will be cleared by hardware when a stop condition is
		detected. Or it will be set by hardware when SMBus timeout error is detected,.
		In the master mode:
		0: No stop condition generates;
0	STOPGEN	1: Generate a stop condition.
9	STOPGEN	In the slave mode:
		0: No stop condition generates;
		1: Release SCL and SDA lines after the current byte.
		Note: When the STOPGEN, STARTGEN or PEC bit is set, the software should not take any write
		operation to I2C_CTRL1 until this bit is cleared by hardware. Otherwise, the STOPGEN,
		STARTGEN or PEC bits may be set twice.
		Start generation
		It can be set or cleared by software. Or it will be cleared by hardware when the start condition is
8	STARTGEN	transferred or I2C_CTRL1.EN=0.
		0: No start condition generates;
		1: Generate a start conditions.
		Clock extending disable (Slave mode)
		This bit determines whether to pull SCL low when the data is not ready(I2C_STS1.ADDRF or
7	NOEXTEND	I2C_STS1.BSF flag is set) in slave mode, and is cleared by software reset
		0: Enable Clock extending.
		1: Disable Clock extending.
		General call enable
6	GCEN	0: Disable General call. not respond(NACK) to the address 00h;
		1: Enable General call. respond(ACK) the address 00h.
		PEC enable
5	PECEN	0: Disable PEC module;
		1: Enable PEC module.



Bit Field	Name	Description
		ARP enable
		0: Disable ARP;
4	ARPEN	1: Enable ARP.
		If I2C_CTRL1.SMBTYPE=0, the default address of SMBus device is used.
		If I2C_CTRL1.SMBTYPE=1, the host address of SMBus is used.
		SMBus type
3	SMBTYPE	0: Device
		1: Host
2	Reserved	Reserved, the reset value must be maintained.
		SMBus mode
1	SMBMODE	0: I <sup>2</sup> C mode;
		1: SMBus mode.
		I <sup>2</sup> C Peripheral enable
		0: Disable I <sup>2</sup> C module;
0	EN	1: Enable I <sup>2</sup> C module
U	LIN	Note: if this bit is cleared when the communication is in progress, the $I^2C$ module is disabled and
		returns to the idle state after the current communication ends, all bits will be cleared.
		In master mode, this bit must never be cleared until the communication has ended.

## 17.6.3 Control Register 2 (I2C\_CTRL2)

Address offset: 0x04 Reset value: 0x0000



Bit Field	Name	Description
15:13	Reserved	Reserved, the reset value must be maintained.
12	DMALAST	DMA last transfer
		0: Next DMA EOT is not the last transfer
		1: Next DMA EOT is the last transfer
		Note: this bit is used in the master receiving mode, so that a NACK can be generated when
		data is received for the last time.
11	DMAEN	DMA requests enable
		0: Disable DMA
		1: Enable DMA
10	BUFINTEN	Buffer interrupt enable
		0: When I2C_STS1.TXDATE=1 or I2C_STS1.RXDATNE=1, any interrupt is not generated.
		1: If I2C_CTRL2.EVTINTEN= 1,When I2C_STS1.TXDATE=1 or I2C_STS1.RXDATNE=
		1, interrupt will be generated.
9	EVTINTEN	Event interrupt enable
		0: Disable event interrupt;




Bit Field	Name	Description
		1: Enable event interrupt
		This interrupt is generated when:
		I2C_STS1.STARTBF = 1 (Master)
		I2C_STS1.ADDR F = 1 (Master/Slave)
		$I2C_STS1.ADD10F = 1$ (Master)
		I2C_STS1.STOPF = 1 (Slave)
		I2C_STS1.BSF = 1 with no I2C_STS1.TXDATE or I2C_STS1.RXDATNE event
		I2C_STS1.TXDATE = 1 if I2C_CTRL2.BUFINTEN = 1
		I2C_STS1.RXDATNE = 1 if I2C_CTRL2.BUFINTEN = 1
8	ERRINTEN	Error interrupt enable
		0: Disable error interrupt;
		1: Enable error interrupt.
		This interrupt is generated when:
		I2C_STS1.BUSERR = 1;
		I2C_STS1.ARLOST = 1;
		I2C_STS1.ACKFAIL = 1;
		I2C_STS1.OVERRUN = 1;
		I2C_STS1.PECERR = 1;
		I2C_STS1.TIMOUT = 1;
		I2C_STS1.SMBALERT = 1.
7:6	Reserved	Reserved, the reset value must be maintained.
5:0	CLKFREQ[5:0]	I <sup>2</sup> C Peripheral clock frequency
		CLKFREQ[5:0] should be the APB1 clock frequency to generate the correct timming.
		000000: Disable
		000001: Disable
		000010: 2MHz
		000011: 3MHz
		100000: 32MHz
		100001~111111: Disable.

## 17.6.4 Own Address Register 1 (I2C\_OADDR1)

Address offset: 0x08

Reset value: 0x0000



Bit	Name	Description		
Field				
15	ADDRMODE	Addressing mode (slave mode)		
		0: 7-bit slave address		



Bit	Name	Description
Field		
		1: 10-bit slave address
14	Reserved	Must always be kept as' 1' by the software.
13:10	Reserved	Reserved, the reset value must be maintained.
9:8	ADDR[9:8]	Interface address
		9~8 bits of the address.
		Note: don't care these bits in 7-bit address mode
7:1	ADDR[7:1]	Interface address
		7~1 bits of the address.
0	ADDR0	Interface address
		0 bit of the address.
		Note: don't care these bits in 7-bit address mode

# 17.6.5 Own Address Register 2 (I2C\_OADDR2)

Address offset: 0x0C Reset value: 0x0000



Bit Field	Name	Description				
15:8	Reserved	Reserved, the reset value must be maintained.				
7:1	ADDR2[7:1]	nterface address				
		7~1 bits of address in dual address mode.				
0	DUALEN	Dual addressing mode enable				
		0: Disable dual address mode, only OADDR1 is recognized;				
		1: Enable dual address mode, both OADDR1 and OADDR2 are recognized.				
		Note: valid only for 7-bit address mode				

## 17.6.6 Data Register (I2C\_DAT)

Address offset: 0x10 Reset value: 0x0000



Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained.
7:0	DATA[7:0]	8-bit data register
		Send or receive data buffer.
		Note: in the slave mode, the address will not be copied into the data register;



Bit Field	Name	Description
		Note: if I2C_STS1.TXDATE =0, data can still be written into the data register;
		Note: if the ARLOST event occurs when processing the ACK pulse, the received byte will not be
		copied into the data register, so it cannot be read.

## 17.6.7 Status Register 1 (I2C\_STS1)

Address offset: 0x14 Reset value: 0x0000

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MB ERT	TIM OUT	Reserved	PEC ERR	OVER RUN	ACK FAIL	AR LOST	BUS ERR	TXDATE	RXDAT NE	Reserved	STOPF	ADDR10F	BSF	ADDRF	START BF
rc	w0	rc w0		rc w0	rc w0	rc w0	rc w0	rc w0	r	r		r	r	r	r	r

Bit Field	Name	Description
15	SMBALERT	SMBus alert
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No SMBus alert(host mode) or no SMB alert response address header sequence(slave mode);
		1: SMBus alert event is generated on the pin(host mode) or receive SMBAlert response
		address(slave mode)
14	TIMOUT	Timeout or Tlow error
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No Timeout error;
		1: A timeout error occurred
		Error in the following cases:
		■ SCL has kept low for 25ms (Timeout).
		■ Master cumulative clock low extend time more than 10 ms (Tlow:mext).
		■ Slave cumulative clock low extend time more than 25 ms (Tlow:sext).
		Timeout in slave mode: slave device resets the communication and hardware frees the bus.
		Timeout in master mode: hardware sends the stop condition.
13	Reserved	Reserved, the reset value must be maintained.
12	PECERR	PEC Error in reception
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No PEC error
		1: PEC error: receiver will returns NACK Whether the I2C_CTRL1.ACKEN bit is enabled
11	OVERRUN	Overrun/Underrun
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No Overrun/Underrun
		1: Overrun/Underrun
		Set by hardware in slave mode when I2C_CTRL1.NOEXTEND=1, and when receiving a new
		byte in receiving mode, if the data within DAT register has not been read yet, over-run occurs,the



Bit Field	Name	Description
		new received byte will be lost. When transferring a new byte in transfer mode, but there is not
		new data that has not been written in DAT register, under-run occurs which leads that the same
		byte will be send twice.
10	ACKFAIL	Acknowledge failure
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No acknowledge failed;
		1: Acknowledge failed.
9	ARLOST	Arbitration lost (master mode)
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No arbitration lost;
		1: Arbitration lost.
		When the interface loses control of the bus to another host, the hardware will set this bit to '1',
		and the I <sup>2</sup> C interface will automatically switch back to slave mode (I2C_STS2.MSMODE=0).
		Note: in SMBUS mode, the arbitration of data in slave mode only occurs in the data stage or the
		acknowledge transfer interval (excluding the address acknowledge).
8	BUSERR	Bus error
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C CTRL1.EN=0.
		0: No start or stop condition error
		1: Start or stop condition error
7	TXDATE	Data register empty (transmitters)
		Writing data to DAT register by software can clear this bit; Or after a start or stop condition
		occurs, or automatically cleared by hardware when I2C_CTRL1.EN=0.
		0: Data register is not empty;
		1: Data register is empty.
		When sending data, this bit is set to' 1' when the data register is empty, and it is not set at the
		address sending stage.
		If a NACK is received, or the next byte to be sent is PEC(I2C CTRL1.PEC=1), this bit will not
		be set.
		Note: after the first data to be sent is written, or data is written when BSF is set, the TXDATE bit
		cannot be cleared, because the data register is still empty.
6	RXDATNE	Data register not empty(receivers)
		This bit is cleared by software reading and writing to the data register, or cleared by hardware
		when I2C_CTRL1.EN=0.
		0: Data register is empty;
		1: Data register is on empty.
		During receiving data, this bit is set to' 1' when the data register is not empty, and it is not set at
		the address receiving stage.
		RXDATNE is not set when the ARLOST event occurs.



Bit Field	Name	Description
		Note: when BSF is set, the RXDATNE bit cannot be cleared when reading data, because the data
		register is still full.
5	Reserved	Reserved, the reset value must be maintained.
4	STOPF	Stop detection (slave mode)
		After the software reads the STS1 register, the operation of writing to the CTRL1 register will
		clear this bit, or when I2C_CTRL1.EN=0, the hardware will clear this bit.
		0: No stop condition is detected;
		1: Stop condition is detected.
		After a ACK, the hardware sets this bit to' 1' when the slave device detects a stop condition on
		the bus.
		Note: I2C_STS1.STOPF bit is not set after receiving NACK.
3	ADDR10F	10-bit header sent (Master mode)
		After the software reads the STS1 register, the operation of writing to the CTRL1 register will
		clear this bit, or when I2C_CTRL1.EN=0, the hardware will clear this bit.
		0: No ADD10F event;
		1: The master device has sent the first address byte.
		In 10-bit address mode, when the master device has sent the first byte, the hardware sets this bit
		to' 1'.
		Note: after receiving a NACK, the I2C_STS1.ADDR10F bit is not set.
2	BSF	Byte transfer finished
		After the software reads the STS1 register, reading or writing the data register will clear this bit;
		Or after sending a start or stop condition in sending mode, or when I2C_CTRL1.EN=0, this bit is
		cleared by hardware.
		0: Byte transfer does not finish.
		1: Byte transfer finished.
		When I2C_CTRL1.NOEXTEND =0, the hardware sets this bit to' 1' in the following cases:
		In receiving mode, when a new byte (including ACK pulse) is received and the data register has
		not been read (I2C_STS1.RXDATNE=1).In sending mode, when a new data is to be transmitted
		and the data register has not been written with the new data (I2C_STS1.TXDATE=1).
		Note: after receiving a NACK, the BSF bit will not be set.
		If the next byte to be transferred is PEC (I2C_STS2.TRF is' 1' and I2C_CTRL1.PEC is' 1'), the
		BSF bit will not be set.
1	ADDRF	Address sent (master mode) / matched (slave mode)
		After the STS1 register is read by software, reading the STS2 register will clear this bit, or when
		I2C_CTRL1.EN=0, it will be cleared by hardware.
		0: Address mismatch or no address received(slave mode) or Address sending did not end(master
		mode);
		1: The received addresses matched(slave mode) or Address sending ends(master mode)
		In master mode:
		In 7-bit address mode, this bit is set to' 1' after receiving the ACK of the address. In 10-bit address
		mode, this bit is set to' 1' after receiving the ACK of the second byte of the address.
		In slave mode:



Bit Field	Name	Description
		Hardware sets this bit to' 1' (when the corresponding setting is enabled) when the received slave
		address matches the content in the OADDR register, or a general call occurs, or the SMBus
		device default address or SMBus host recognizes the SMBus alter.
		Note: after receiving NACK, the I2C_STS1.ADDRF bit will not be set.
0	STARTBF	Start bit (Master mode)
		After the STS1 register is read by software, writing to the data register will clear this bit, or when
		I2C_CTRL1.EN=0, the hardware will clear this bit.
		0: Start condition was not sent;
		1: Start condition has been sent.
		This bit is set to' 1' when the start condition is sent.

## 17.6.8 Status Register 2 (I2C\_STS2)

Address offset: 0x18 Reset value: 0x0000



Bit Field	Name	Description
15:8	PECVAL[7:0]	Packet error checking register
		Stores the internal PEC value When I2C_CTRL1.PECEN =1.
7	DUALFLAG	Dual flag(Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or
		when I2C_CTRL1.EN=0.
		0: the received address matches the content in OADDR1;
		1: the received address matches the content in OADDR2.
6	SMBHADDR	SMBus host header (Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or
		when I2C_CTRL1.EN=0.
		0: SMBus host address was not received;
		1: when I2C_CTRL1.SMBTYPE=1 and I2C_CTRL1.ARPEN=1, the SMBus host address is
		received.
5	SMBDADDR	SMBus device default address (Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or
		when I2C_CTRL1.EN=0.
		0: The default address of SMBus device has not been received;
		1: when I2C_CTRL1.ARPEN=1, the default address of SMBus device is received.
4	GCALLADDR	General call address(Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or
		when I2C_CTRL1.EN=0.
		0: No general call address was received;
		1: when I2C_CTRL1.GCEN=1, general call address was received.



Bit Field	Name	Description
3	Reserved	Reserved, the reset value must be maintained.
2	TRF	Transmitter/receiver
		After detecting the stop condition (I2C_STS1.STOPF=1), repeated start condition or bus
		arbitration loss (I2C_STS1.ARLOST=1), or when I2C_CTRL1.EN=0, the hardware clears it.
		0: Data receiving mode;
		1: Data transmission mode;
		At the end of the whole address transmission stage, this bit is set according to the R/W bit of
		the address byte.
1	BUSY	Bus busy
		Hardware clears this bit when a stop condition is detected.
		0: No data communication on the bus;
		1: Data communication is in progress on the bus.
		When detecting that SDA or SCL is low level, the hardware sets this bit to' 1';
		Note: this bit indicates the bus communication currently in progress, and this information is
		still updated when the interface is disabled (I2C_CTRL1.EN=0).
0	MSMODE	Master/slave mode
		Hardware clears this bit when a stop condition is detected on the bus, arbitration is lost
		(I2C_STS1.ARLOST=1), or when I2C_CTRL1.EN=0.
		0: In slave mode;
		1: In master mode.
		When the interface is in the master mode (I2C_STS1.STARTBF=1), the hardware sets this bit;


### 17.6.9 Clock Control Register (I2C\_CLKCTRL)

Address offset: 0x1c Reset value: 0x0000

Note:

1.  $F_{PCLKI}$  is required to be an integer multiple of 10 MHz, so that a fast clock of 400KHz can be generated correctly.

2. The CLKCTRL register can only be set when I<sup>2</sup>C is turned off (I2C\_CTRL1.EN=0)



Bit	Name	Description
Field		
15	FSMODE	I <sup>2</sup> C master mode selection
		0: I <sup>2</sup> C in standard mode(duty cycle defaults to 1/1);
		1: I <sup>2</sup> C in fast mode(duty cycle can be configured).
14	DUTY	Duty cycle in fast mode
		0: Tlow/Thigh = 2;
		1: Tlow/Thigh = 16/9




Bit	Name	Description	
Field			
13:12	Reserved	Reserved, the reset value must be maintained.	
11:0	CLKCTRL[11:0]	Clock control register in Fast/Standard mode (Master mode)	
		This division factor is used to set the SCL clock in the master mode.	
		• If duty cycle = Tlow/Thigh = 1/1:	
		$CLKCTRL = f_{PCLK1}(Hz)/100000/2$	
		$Tlow = CLKCTRL \times T_{PCLK1}$	
		$Thigh = CLKCTRL \times T_{PCLK1}$	
		• If duty cycle = Tlow/Thigh = 2/1:	
		$CLKCTRL = f_{PCLK1}(Hz)/100000/3$	
		$Tlow = 2 \times CLKCTRL \times T_{PCLK1}$	
		Thigh = $CLKCTRL \times T_{PCLK1}$	
		• If duty cycle = Tlow/Thigh = 16/9:	
		$CLKCTRL = f_{PCLK1}(Hz)/100000/25$	
		$Tlow = 16 \times CLKCTRL \times T_{PCLK1}$	
		Thigh = $9 \times CLKCTRL \times T_{PCLK1}$	
		For example, if $f_{PCLK1}(Hz) = 8MHz$ , duty cycle = 1/1, CLKCTRL = $8000000/100000/2 = 0x28$ .	
		Note:	
		1. The minimum setting value is $0x04$ in standard mode and $0x01$ in fast mode;	
		2. $T_{high} = T_{r(SCL)} + T_{w(SCLH)}$ . See the definitions of these parameters in the data sheet for details.	
		3. $T_{low} = T_{f(SCL)} + T_{w(SCLL)}$ , see the definitions of these parameters in the data sheet for details;	

## 17.6.10 Rise Time Register (I2C\_TMRISE)

Address offset: 0x20 Reset value: 0x0002

Note: the I2C\_TMRISE register function is only valid in master mode. changed when I2C is disabled (I2C\_CTRL1.EN=0).



Bit Field	Name	Description	
31	SCLAFENN	SCL analog filter enable.	
		0: enable	
		1: disable	
30:29	SCLAFW[1:0]	SCL analog filter width selection:	



Bit Field	Name	Description
		00: 5ns
		01: 15ns
		10: 25ns
		11: 35ns
		Note: analog filter has a wide range of variance with different PVT
28	SDAAFENN	SDA analog filter enable.
		0: enable
		1: disable
27:26	SDAAFW[1:0]	SDA analog filter width selection:
		00: 5ns
		01: 15ns
		10: 25ns
		11: 35ns
		Note: analog filter has a wide range of variance with different PVT
25:22	SCLDFW[3:0] SCL digital filter width selection.	
		0000: disable SCL digital filter
		other values: the numbers of pclk cycles
21:18	SDADFW[3:0]	SDA digital filter width selection.
		0000: disable SDA digital filter
		other values: the numbers of pclk cycles
17:6	Reserved	Reserved, the reset value must be maintained.
5:0	TMRISE[5:0]	Maximum rise time in fast/standard mode (master mode).
		These bits must be set to the maximum SCL rising time given in the I <sup>2</sup> C bus specification, and
		incremented step is 1.
		For example, the maximum allowable SCL rise time in standard mode is 1000ns. if the value in
		I2C_CTRL2.CLKFREQ [5:0] is equal to 0x08 and TPCLK1=125ns ,09h(1000ns/125 ns + 1) must
		be written in TMRISE[5:0],.
		If the result is not an integer, write the integer part to TMRISE[5:0] to ensure the t <sub>HIGH</sub> parameter.
		The filter value can be added to TMRISE[5:0].



## 18 Universal Synchronous Asynchronous Receiver Transmitter

## 18.1 Introduction

USART is a full-duplex universal synchronous/asynchronous serial transceiver module. This interface is a highly flexible serial communication device that can perform full-duplex data exchange with external devices.

The USART has programmable transmit and receive baud rates and can communicate continuously using DMA. It also supports multiprocessor communication, LIN mode, synchronous mode, single-wire half-duplex communication, smart card asynchronous protocol, IrDA SIR ENDEC function, and hardware flow control function.

#### **18.2** Main Features

- Full duplex, asynchronous communication;
- NRZ standard format;
- Fractional baud rate generator system, baud rate programmable, used for sending and receiving
- Programmable data word length (8 or 9 bits)
- Configurable stop bit, supporting 1 or 2 stop bits;
- LIN master's ability to send synchronous interrupters and LIN slave's ability to detect interrupters. When USART hardware is configured as LIN, it generates 13 bit interrupters and detects 10/11 bit interrupters
- Output clock for synchronous transmission;
- IRDA SIR encoder decoder, supports 3/16 bit duration in normal mode;
- Smart card simulation function;
  - The smart card interface supports the asynchronous smart card protocol defined in ISO7816-3.
  - 0.5 and 1.5 stop bits for smart cards
- Single-wire half duplex communication;
- Configurable multi-buffer communication using DMA, receiving/sending bytes in SRAM using centralized DMA buffer;
- Independent transmitter and receiver enable bits;
- Detect flag
  - Receive buffer is full
  - Send buffer empty
  - Transmission complete
- Parity control
  - Send parity bit



- Verify the received data
- Four error detection flags;
  - Overflow error
  - Noise error
  - Frame error
  - Parity error
- 10 USART interrupt sources with flags
  - CTS change
  - LIN break detection
  - Send data register is empty
  - Send complete
  - Received data register is full
  - Bus was detected to be idle
  - Overflow error
  - Frame error
  - Noise error
  - Parity error
- Multi-processor communication, if the address does not match, then enter the silent mode;
- Wake up from silent mode (via idle bus detection or address flag detection)
- There are two ways to wake up the receiver: address bit (MSB, bit 9), bus idle
- Mode configuration:

USART modes	USART1	USART2	UART3	UART4
Asynchronous mode	support	support	support	support
Hardware flow control	support	support	Does not support	Does not support
Multiple buffer communication (DMA)	support	support	support	support
Multiprocessor communication	support	support	support	support
Synchronous mode	support	support	Does not support	Does not support





USART modes	USART1	USART2	UART3	UART4
Smartcard mode	support	support	Does not support	Does not support
Half Duplex (Single wire mode)	support	support	support	support
IrDA	support	support	support	support
LIN	support	support	support	support



## 18.3 Functional Block Diagram




Figure 18-1 USART Block Diagram

## 18.4 Function Description

As shown in the Figure 18-1, the bidirectional communications of any USART need to use the RX and TX pins of the external connection. Among them, TX is the output pin for serial data transmission. When the transmitter is active and not sending data, the TX pin is pulled high. When the transmitter is inactive, the TX pin reverts to the I/O port configuration. RX is an input pin for serial data reception, data is received by the oversampling technique.

nsing.com.sg

The data packets of serial communication are transmitted from the sending device to the RX interface of the receiving

device through its own TX interface, and the bus is in an idle state before transmiting or receiving. The commonly

used frame structure is: 1 start bit + 8 or 9 data bits (least significant bit first) + 1 parity bit (optional) + 0.5, 1.5 or 2

stop bit.

Use the fractional baud rate generator to configure transmit and receive baud rates.

According to the block diagram, when using the hardware flow control mode, the nRTS output and nCTS input pins

are required. When the USART receiver is ready to receive new data, nRTS becomes low level. If nCTS is valid

(pulled to a low level), the next data is sent, otherwise the next frame of data is not sent.

When using synchronous mode, the CK pin is required. The CK pin is used for clock output for synchronous transfers.

Clock phase and polarity are software programmable. During the start and stop bits, the CK pin does not output clock

pulses.

The CK pin is also used when using smart card mode.

**USART Frame Format** 18.4.1

Start bit: 1bit, active low.

Data bits: Configurable via USART CTRL1.WL as 8 or 9 bits, with the LSB first.

Stop bit: Active high.

Idle frame: A complete data frame consisting entirely of '1's, followed by the start bit of a data frame containing the

data.

Break frame:

A break frame means that all bits in one frame period receive '0'. At the end of the break frame, the transmitter inserts

1 or 2 more stop bits ('1') to acknowledge the start bit.







Figure 18-2 Word Length = 8 Setting





## 18.4.2 Transmitter

After the transmitter is enabled, the data in the transmit shift register is sent out through the TX pin.

#### **18.4.2.1** Idle frame

Setting USART CTRL1.TXEN will cause the USART to transmit an idle frame before the first data frame.

#### 18.4.2.2 Character transmission

Idle frames are followed by characters sent. Each character is preceded by a low start bit. The transmitter sends 8-bit or 9-bit data according to the configuration of the data bit length, with the least significant bit first. If USART\_CTRL1.TXEN is reset during a data transfer, it will cause the baud rate counter to stop counting and the data being transferred will be corrupted.



#### 18.4.2.3 Stop bit

The characters are followed by stop bits, the number of which can be configured by setting USART\_CTRL2. STPB[1:0].

 Usart\_Ctrl2.Stpb[1:0]
 Stop Bit Length (Bits)
 Functional Description

 00
 1
 default


 01
 0.5
 Receiving in Smartcard mode

 10
 2
 General USART mode, single-wire mode and modem mode.

 11
 1.5
 Transmitting and receiving in Smartcard mode

**Table 18-1 Stop Bit Configuration** 

Figure 18-4 Configuration Stop Bit



#### **18.4.2.4** Break frame

Use USART\_CTRL1.SDBRK to send the break character. When there is 8-bit data, the break frame consists of 10 bits of low level, followed by a stop bit; when there is 9-bit data, the break frame consists of 11 bits of low level, followed by a stop bit.

nsing.com.sg

**NSING** 

After the break frame is sent, USART\_CTRL1.SDBRK is cleared by hardware, and the stop bit of the break frame is

automatically sent. Therefore, to send a second break frame, USART CTRL1.SDBRK should be set after the stop

bit of the previous break frame has been sent.

If software resets the USART CTRL1.SDBRK bit before starting to send the break frame, the break frame will not

be sent.

18.4.2.5 Transmitter process

Enable USART\_CTRL1.UEN to activate USART;

2. Configure the transmitter's baud rate, data bit length, parity bit (optional), the number of stop bits or DMA

configuration;

3. Activate the transmitter (USART CTRL1.TXEN);

4. Send each data to be sent to the USART DAT register through the CPU or DMA, and the write operation to the

USART DAT register will clear USART STS.TXDE;

5. After writing the last data word in the USART DAT register, wait for USART STS.TXC =1, which indicates

the end of the transmission of the last data frame.

18.4.2.6 Single byte communication

A write to the USART\_DAT register clears the USART\_STS.TXDE bit.

The USART STS.TXDE bit is set by hardware when the data in the TDR register is transferred to the transmit shift

register (indicating that data is being transmitted). At this point, the next data can be sent to the USART DAT register

because the TDR register has been cleared and will not overwrite the previous data.

Write operation to USART DAT register:

• When the transmit shift register is not sending data and is in an idle state, the data is directly put into the shift

register for transmission, and the USART\_STS.TXDE bit is set by hardware;

• When the transmit shift register is sending data, the data is stored in the TDR register, and after the current

transmission is completed, the data is put into the shift register.

An interrupt is generated if USART CTRL1.TXDEIEN is '1'.

When a frame containing data is sent and USART\_STS.TXDE=1, the USART\_STS.TXC bit is set to '1' by hardware.

Email: sales@nsing.com.sg



An interrupt is generated if USART\_CTRL1.TXCIEN is '1'.USART\_STS.TXC bit is cleared by a software sequence (read USART\_STS register first, then write USART\_DAT register).

set by hardware set by hardware TXDE flag set by hardware cleared by software cleared by software USAŔŦ enable Write data2 Write data2 Write data1 into USART DAT into USART DAT into USART DAT USART DAT data2 data3 Because TXDE=1 TXC is set TXC flag Set by hardware Idle Frame 1 Frame 2 Frame 3 TX line

Figure 18-5 TXC/TXDE Changes During Transmission

#### 18.4.3 Receiver

#### 18.4.3.1 Start bit detection

When the received sampling sequence is: 1 1 1 0 X 0 X 0 X 0 0 0 0, it is considered that a start bit is detected.

The samples at the 3rd, 5th, and 7th bits, and the samples at the 8th, 9th, and 10th bits are all '0' (that is, 6 '0'), then confirm the receipt of the start bit, the USART\_STS.RXDNE flag bit is set, and if USART\_CTRL1.RXDNEIEN=1, an interruption occurs and will not Set the NEF noise flag.

If there are six '0' samples at the 3rd, 5th, 7th bits, and at the 8th, 9th, 10th bits, a start bit is confirmed to have been received, and USART\_STS.RXDNE is set to 1, but the NE noise flag will not be set. If USART\_CTRL1.RXDNEIEN has been set to 1, an interrupt will be generated.


If there are two '0' samples at the 3rd, 5th, 7th bits, and at the same time, there are two '0' samples at the 8th, 9th, 10th bits, a start bit is also confirmed to have been received, but the NE noise flag will be set.

If there are three '0' samples at the 3rd, 5th, 7th bits, and at the same time, there are two '0' samples at the 8th, 9th, 10th bits, a start bit is also confirmed to have been received, and the NE noise flag will be set.

If there are two '0' samples at the 3rd, 5th, 7th bits, and at the same time, there are three '0' samples at the 8th, 9th, 10th bits, a start bit is also confirmed to have been received, and the NE noise flag will be set.



Figure 18-6 Start Bit Detection



#### 18.4.3.2 Stop bit description

During data reception, the number of data stop bits can be configured by the USART\_CTRL2.STPB[1:0]. In normal mode, 1 or 2 stop bits can be selected. In Smartcard mode, 0.5 or 1.5 stop bits can be selected.

- 1. 0.5 stop bits (receive in smartcard mode): 0.5 stop bits are not sampled. Therefore, if 0.5 stop bits is selected, framing errors and broken frames cannot be detected.
- 2. 1 stop bit: sampling for 1 stop bit is done on the 8th, 9th and 10th samples.
- 3. 1.5 stop bits (Smartcard mode): when transmitting in Smartcard mode, the device must check whether the data is sent correctly. So the receiver function block must be activated (USART\_CTRL1.RXEN=1) and sample the signal on the data line during the transmission of the stop bit. If a parity error occurs, the smartcard will pull down the data line when the transmitter samples the NACK signal, that is, within the time corresponding to the stop bit on the bus, indicating that a framing error has occurred. The USART\_STS.FEF is set together with the USART\_STS.RXDNE at the end of the 1.5th stop bit. The 1.5 stop bits were are sampled at points 16, 17 and 18. The 1.5 stop bits can be divided into two parts: one is 0.5 clock cycles, during which nothing happens. This is followed by the stop bit of 1 clock cycle, which is sampled at the midpoint of this period of time. For details, see 18.4.15 Smartcard mode.

nsing.com.sg

**N**SING

4. 2 stop bits: the sampling of the 2 stop bits is completed at the 8th, 9th and 10th sampling points of the first stop

position. If a frame error is detected during the first stop bit, the frame error flag is set. The second stop bit does

not detect framing error. The USART STS.RXNE flag will be set at the end of the first stop bit.

18.4.3.3 Receiver process

1. Enable USART CTRL1.UEN to activate USART;

2. Configure the receiver's baud rate, data bit length, parity bit (optional), stop bit number or DMA configuration;

3. Activate the receiver (USART CTRL1.RXEN) and start looking for the start bit;

4. The receiver receives 8-bit or 9-bit data according to the configuration of the data bit length, and the least significant

bit of the data is first shifted from the RX pin into the receive shift register;

5. When the data of the received shift register is moved to the RDR register, USART\_STS.RXDNE is set, and the

data can be read out. If USART CTRL1.RXDNEIEN is 1, an interrupt will be generated;

6. When an overflow error, noise error, or frame error is detected in the received frame, the corresponding error flag

status bit will be set. If USART\_CTRL1.RXEN is reset during data transmission, the data being received will be lost;

7. USART STS.RXDNE is set after receiving data, and a read operation of USART DAT can clear this bit:

During multi-buffer communication, the data register is cleared by the DMA read operation;

During single-buffer communication, it is cleared by software reading the USART DAT register.

18.4.3.4 Idle frame detection

The receiver of the USART can detect idle frames. An interrupt is generated if USART CTRL1.IDLEIEN is '1'.

USART STS.IDLEF bit is cleared by a software sequence (read USART STS register first, then read USART DAT

register).

18.4.3.5 Break frame detection

The frame error flag(USART STS.FEF) is set by hardware when the receiver detects a break frame. It can be cleared

by a software sequence (read USART STS register first, then read USART DAT register).

18.4.3.6 Framing error

A framing error occurs when a stop bit is not received and recognized at the expected time. At this time, the frame

error flag USART STS.FEF will be set by hardware, and the invalid data will be transferred from the shift register

to the USART DAT register. During single-byte communication, no interrupt will be generated because it occurs

Email: sales@nsing.com.sg



with USART\_STS.RXDNE and the hardware will generate an interrupt when the USART\_STS.RXDNE flag is set.

In multi-buffer communication mode, an interrupt will be generated if the USART\_CTRL3.ERRIEN bit is set.

#### 18.4.3.7 Overrun error

When USART\_STS.RXDNE is still '1', and the data currently received in the shift register needs to be transferred to the RDR register, an overflow error will be detected, and the hardware will set USART\_STS.OREF. When this bit is set, the value in the RDR register is not lost, but the data in the shift register is overwritten. It is cleared by a software sequence (read USART\_STS register first, then read USART\_DAT register).

When an overflow error occurs, USART\_STS.RXDNE is '1', and an interrupt is generated. If the USART\_CTRL3.ERRIEN bit is set, an interrupt will be generated when the USART\_STS.OREF flag is set in multi-buffer communication mode.

#### **18.4.3.8** Noise error

USART\_STS.NEF is set by hardware when noise is detected on a received frame. It is cleared by software sequence (read USART\_STS register first, then read USART\_DAT register). During single-byte communication, no noise interrupt generated because it occurs with USART\_STS.RXDNE and the hardware will generate an interrupt when the USART\_STS.RXDNE flag is set. In multi-buffer communication mode, an interrupt is generated when the USART\_STS.NEF flag is set if the USART\_CTRL3.ERRIEN bit is set.

**Table 18-2 Data Sampling for Noise Detection** 

Sample Value	NE Status	Received Bits	Data Validity
000	0	0	Effective
001	1	0	be invalid
010	1	0	be invalid
011	1	1	be invalid
100	1	0	be invalid
101	1	1	be invalid
110	1	1	be invalid
111	0	1	Effective

#### 18.4.4 Fractional Baud Rate Caculation

The baud rate of the USART can be configured in the USART\_BRCF register. This register defines the integer and fractional parts of the baud rate divider. The baud rate of the transmitter and receiver should be configured to the



same value. Be careful not to change the value of the USART\_BRCF register during communication, because the baud rate counter will be replaced by the new value of the baud rate register.

TX / RX baud rate =  $f_{CK}$  /(16 \*USARTDIV)

where fCK is the clock provided to the peripheral:

- PCLK1 is used for USART2, up to 32MHz;
- PCLK2 is used for USART1, UART3, UART4, up to 64 MHz.

USARTDIV is an unsigned fixed-point number.

#### 18.4.4.1 USARTDIV and USART BRCF register configuration

Example 1:

If USARTDIV = 27.75, then:

DIV Decimal = 16\*0.75 = 12 = 0x0C

DIV Integer = 27=0x1B

So USART BRCF = 0x1BC

Example 2:

If USARTDIV = 20.98, then:

DIV Decimal = 16\*0.98 = 15.68

Nearest integer: DIV Decimal = 16 = 0x10, out of configurable range, so a carry to integer is required

So DIV\_Integer = 20+1 = 21 = 0x15

DIV Decimal = 0x0

So USART BRCF = 0x150

Example 3:

If USART BRCF = 0x19B:

DIV Integer = 0x19 = 25

DIV Decimal = 0x0B = 11

So USARTDIV = 25+11/16 = 25.6875

Table 18-3 Error Calculation When Setting Baud Rate

Baud Rate		f <sub>PCLK</sub> =32MHz			f <sub>PCLK</sub> =64MHz		
serial number	Kbps	reality	Set value in register	Error(%)	reality	Set value in register	Error(%)



1	2.4	2.400	833.333	0%	2.4	1666.667	0%
2	9.6	9.600	208.333	0.02%	9.6	416.667	0%
3	19.2	19.2	104.167	0.02%	19.2	208.333	0.02%
4	57.6	57.6	34.722	0.05%	57.6	69.444	0.05%
5	115.2	115.384	17.361	0.16%	115.2	34.722	0.05%
6	230.4	230.769	8.681	0.16%	230.769	17.361	0%
7	460.8	461.538	3.6875	0.69%	461.538	8.681	0%
8	921.6	923.076	2.170	1%	923.076	4.340	0.8%
9	1687.5	1687.7	1.185	0%	2250	2.370	0%
10	3375	impossible	impossible	impossible	3375	1.185	0%

Notes: The lower the clock frequency of the CPU, the lower the error for a particular baud rate.

## 18.4.5 Receiver's Tolerance Clock Deviation

Variations due to transmitter errors (including transmitter side oscillator variations), receiver side baud rate rounding errors, receiver side oscillator variations, variations due to transmission lines (usually due to The inconsistency between the low-to-high transition timing of the transceiver and the high-to-low transition timing of the transceiver), these factors will affect the overall clock system variation. Only when the sum of the above four changes is less than the tolerance of the USART receiver, the USART asynchronous receiver can work normally.

When receiving data normally, the tolerance of the USART receiver depends on the selection of the data bit length and whether it is generated using a fractional baud rate. The tolerance of the USART receiver is equal to the maximum tolerable variation.

Table 18-4 When DIV\_ Decimal = 0. Tolerance Of USART Receiver

WL bit	NF is an error	NF is don't care
0	3.75%	4.375%
1	3.41%	3.97%

Table 18-5 When DIV\_Decimal != 0, Tolerance Of USART Receiver



0	3.33%	3.88%
1	3.03%	3.53%

## 18.4.6 Parity Control

Parity can be enabled by configuring the USART CTRL1.PCEN bit.

When the parity bit is enabled for transmission, a parity bit is generated, parity check is performed on reception.

**Table 18-6 Frame Format** 

WL Bit	PCEN Bit	USART Frame
0	0	Start bit   8-bit data   Stop bit
0	1	Start bit   7 bits of data   Parity bit   Stop bit
1	0	Start bit   9-bit data   Stop bit
1	1	start bit   8-bit data   parity bit   stop bit

#### Even parity

Configure USART CTRL1.PSEL to 0, and even parity can be selected.

Make the number of '1' in the transmitted data (including parity bit) be an even number. For example: if Data=11000101, there are 4 '1's, then the parity bit will be '0' (4 '1' in total). The receiver confirms the number of '1's in the data. If it is an even number, the check is passed, indicating that no errors occurred during the transmission process. If it is not even, it means that an error has occurred, the USART\_STS.PEF flag is set to '1', and if USART\_CTRL1.PEIEN is enabled, an interrupt is generated.

## **Odd** parity

Configure USART CTRL1.PSEL to 1, you can choose odd parity.

Make the number of '1' in the transmitted data (including parity bit) be an odd number. For example: if Data=11000101, there are 4 '1's, then the parity bit will be '1' (5 '1' in total). The receiver confirms the number of '1's in the data. If it is an odd number, the check is passed, indicating that no errors occurred during the transmission process. If it is not an odd number, it means that an error has occurred, the USART\_STS.PEF flag is set to '1', and if USART\_CTRL1.PEIEN is enabled, an interrupt is generated.

nsing.com.sg

**NSING** 

**18.4.7 DMA** Communication

The USART supports the DMA mode using multi-buffer configuration, which can realize high-speed data

communication.

18.4.7.1 DMA transmission

Set USART CTRL3.DMATXEN to enable DMA mode when transmitting. When the USART's transmit shift register

is empty (USART STS.TXDE=1), the DMA will transfer the data from the SRAM to the USART DAT register of

the USART.

When using DMA transmission, the process of configuring the DMA channel is as follows:

1. Set the address of the data memory. When a data transfer request occurs, the transferred data will be read from this

address.

2. Set the address of the USART\_DAT register. When a data transfer request occurs, this address will be the

destination address of the data transfer.

3. Set the amount of data to transfer.

4. Set the priority of the channel, set whether to use the cyclic mode, the incremental mode of peripherals and memory,

the data width of peripherals and memory, the interrupt generated by half of the transfer or the interrupt when the

transfer is completed.

5. Start the current DMA channel.

6. After the data transfer is completed, the transfer complete flag (DMA INTSTS.TXCFx) is set to 1.

486 / 593

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090

Email: sales@nsing.com.sg






Figure 18-7 Transmission Using DMA

#### 18.4.7.2 DMA reception

Set USART\_CTRL3.DMARXEN to enable DMA mode when receiving. When a byte is received (USART\_STS.RXDNE=1), the DMA will transfer the data from the USART\_DAT register of the USART to the SRAM.

When using DMA reception, the process of configuring the DMA channel is as follows:

- 1. Set the address of the USART\_DAT register. When a data transfer request occurs, this address will be the source address of the data transfer.
- 2. Set the address of the data memory. When a data transfer request occurs, the transferred data will be written to this address.
- 3. Set the amount of data to transfer.
- 4. Set the priority of the channel, set whether to use the cyclic mode, the incremental mode of peripherals and memory, the data width of peripherals and memory, the interrupt generated by half of the transfer or the interrupt when the transfer is completed.
- 5. Start the current DMA channel.



Data 0 Data N RX line RXDNE flag set by hardware cleared by DMA DMA reads Data0 DMA reads Data 1 DMA reads DataN from USART\_DAT from USART\_DAT from USART\_DAT DMA request DMA transfer is complete DMA TXCF flag set by hardware clear by software

Figure 18-8 Reception Using DMA

In multi-buffer communication mode, the error flag will be set when there is a frame error, overload or noise error. An interrupt will be generated if the error interrupt is enabled (USART\_CTRL3.ERRIEN=1).

## **18.4.8** Hardware Flow Control

USART supports hardware flow control. The purpose is to coordinate the transmitting and receiving parties so that the data will not be lost. The connection method is shown in the following figure.




Figure 18-9 Hardware Flow Control Between Two USART



#### 18.4.8.1 RTS flow control

Set USART\_CTRL3.RTSEN to enable RTS. RTS is the output signal used to indicate that the receiver is ready. When data arrives in RDR, nRTS is asserted, notifying the sender to stop data transmission at the end of the current frame. When receiver is ready to receive new data, nRTS is deasserted.

Waiting to read data Read data register register,RTS high end,RTS low RTS line Start Start Stop Stop RX line Data 1 Idle Data 2 Bit Bit Bit Bit

Figure 18-10 RTS Flow Control

## 18.4.9 CTS flow control

Set USART\_CTRL3.CTSEN to enable CTS. CTS is an input signal, used to judge whether data can be sent to the other device. The low level is valid, and the low level indicates that the device can send data to the other device. If the nCTS signal becomes invalid during data transmission, the transmission will stop after sending the data. If you write data to the data register when nCTS is invalid, the data will not be sent until nCTS is valid.

If the USART\_CTRL3.CTSEN bit is set, the USART\_STS.CTSF bit will be set high by hardware when the nCTS input changes state. An interrupt will be generated if USART\_CTRL3.CTSIEN is enabled.



CTSF = 1CTSF = 1CTS line Writing Data 3 in Data register Data register Data 2 empty Data 3 empty CTS = 1, CTS = 0, Transmit delay Transmit Data 3 Start Start Stop Stop Data 2 Idle TX line Data 1 Data 3 Bit Bit Bit Bit

Figure 18-11 CTS Flow Controls

## **18.4.10** Multiprocessor Communication

USART allows multiprocessor communication. When multiple processors communicate through USART, it is necessary to determine who is the master device, and the remaining processors are all slave devices. The TX output of the master device is directly connected to the RX port of all slave device. The TX outputs of the slaves are logically ANDed together and connected to the RX inputs of the master.

When multi-processor communication is performed, the slave devices are all in mute mode, and the host uses a specific method to wake up a slave device to be communicated when needed, so that the slave device is in an active state and transmits data with the master device.

The USART can wake up from mute mode by idle line detection or address mark detection.

#### 18.4.10.1 Idle line detection


The idle line detection configuration process is as follows:

- 1. Configure the USART\_CTRL1.WUM bit to 0, and the USART performs idle line detection;
- When USART\_CTRL1.RCVWU is set (which can be automatically controlled by hardware or written by software under certain conditions), USART enters mute mode. In mute mode, none of the receive status bits are set, and all receive interrupts are disabled;
- 3. As shown in the Figure 18-12 below, when an idle frame is detected, USART is woken up, and then



USART CTRL1.RCVWU is cleared by hardware. At this time, USART STS.IDLEF is not set.

Figure 18-12 Mute Mode Using Idle Line Detection



#### 18.4.10.2 Address mark detection

By configuring the USART\_CTRL1.WUM bit to 1, the USART performs address mark detection. The address of the receiver is programmable through the USART\_CTRL2.ADDR[3:0] bits. If the MSB is 1, the byte is considered as an address, otherwise it is considered as data.

In this mode, the USART can enter mute mode by:

When the receiver does not contain data, USART\_CTRL1.RCVWU can be written to 1 by software, and USART enters mute mode;

Note: when the receive buffer contains no data (RXDNE=0 in USART\_SR), the USART\_CTRL1.RCVWU bit can be written to 0 or 1. Otherwise, the write operation is ignored.


• When the received address does not match the address of the USART\_CTRL2.ADDR[3:0] bits, USART\_CTRL1.RCVWU is written to 1 by hardware.

In mute mode, none of the receive status bits are set and all receive interrupts are disabled.

When the received address matches the address of the USART\_CTRL2.ADDR[3:0] bits, the USART is woken up and USART\_CTRL1.RCVWU is cleared. The USART\_STS.RXDNE bit will be set when this matching address is received. Data can then be transmitted normally.



Figure 18-13 Mute Mode Detected Using Address Mark



## 18.4.11 Synchronous Mode

USART supports synchronous serial communication. The USART only supports the master mode, and cannot use the input clock from other devices to receive and transmit data. Synchronous mode can be enabled by configuring the USART CTRL2.CLKEN bit.

Note: when using synchronous mode, USART\_CTRL2.LINMEN, USART\_CTRL3.SCMEN, USART\_CTRL3.HDMEN, USART\_CTRL3. IRDAMEN, these bits need to be kept clear.

#### 18.4.11.1 Synchronized clock

The CK pin is the output of the USART transmitter clock. During the bus idle period, before the actual data arrives and when the break symbol is sent, the external clock is not activated.

Clock phase and polarity are software programmable and need to be configured when both the transmitter and receiver are disabled. When the clock polarity is 0 (USART\_CTRL2.CLKPOL=0), the default level of CLK is low; when the clock polarity is 1 (USART\_CTRL2.CLKPOL=1), the default level of CLK is high. When the phase polarity is 0 (USART\_CTRL2.CLKPHA=0), the data is sampled on the first edge of the clock; when the phase polarity is 1 (USART\_CTRL2.CLKPHA=1), the data is sampled on the second edge.

During the start and stop bits, the CK pin does not output clock pulses.

A sync data cannot be received when no data is sent. Because the clock is only available when the transmitter is activated and data is written to the USART DAT register.

The USART\_CTRL2.LBCLK bit controls whether to output the clock pulse corresponding to the last data byte (MSB) sent on the CK pin. This bit needs to be configured when both the transmitter and receiver are disabled. If



USART\_CTRL2.LBCLK is 1, the clock pulse of the last bit of data will be output from CK. If USART\_CTRL2.LBCLK is 0, the clock pulse of the last bit of data is not output from CK.


#### 18.4.11.2 Synchronous transmitting

The transmitter in synchronous mode works the same as in asynchronous mode. Data on the TX pin is sent out synchronously with CK.

## 18.4.11.3 Synchronous receiving

The receiver in synchronous mode works differently than in asynchronous mode. Data is sampled on CK without any oversampling. But setup time and hold time (depending on baud rate, 1/16 bit time) must be considered.

Figure 18-14 USART Synchronous Transmission Example





## Figure 18-15 USART Data Clock Timing Example (WL=0)






Figure 18-16 USART Data Clock Timing Example (WL=1)





Figure 18-17 RX Data Sampling / Holding Time



Note: the function of CK is different in Smartcard mode, please refer to the Smartcard mode section for details.

## **18.4.12** Single-wire Half-Duplex Mode

USART supports single-wire half-duplex communication, allowing data to be transmitted in both directions, but only allows data to be transmitted in one direction at the same time. Communication conflicts are managed by software.

nsing.com.sg

**NSING** 

Through the USART CTRL3.HDMEN bit, you can choose whether to enable half-duplex mode. When using single-

wire half-duplex, USART CTRL2.CLKEN, USART CTRL2.LINMEN, USART CTRL3.SCMEN,

USART\_CTRL3. IRDAMEN, these bits should be kept clear.

After the half-duplex mode is turned on, the TX pin and the RX pin are internally connected, and the RX pin is no

longer used. When there is no data to be transmitted, TX is always released. Therefore, when not driven by the

USART, the TX pin must be configured as a floating input or an open-drain output high.

18.4.13 Serial IrDA Infrared Encoding/Decoding Mode

USART supports the IrDA (Infrared Data Association).

Through the USART CTRL3. IRDAMEN bit, you can choose whether to enable the infrared mode. When using the

infrared function, USART CTRL2.CLKEN, USART CTRL2.STPB[1:0], USART CTRL2.LINMEN,

USART CTRL3. HDMEN, USART CTRL3. SCMEN, these bits should be kept clear.

Through the USART CTRL3. IRDALP bit, it can be used to select normal mode or low power infrared mode.

18.4.13.1 IrDA normal mode

When USART CTRL3.IRDALP=0, select normal infrared mode.

IrDA is a half-duplex communication protocol, so there should be a minimum delay of 10ms between sending and

receiving.that uses a inverted return-to-zero modulation scheme (RZI), which uses an infrared light pulse to represent

a logic '0', and the pulse width is specified as 3/16 of a bit period in normal mode, as shown in the Figure

18-19.USART only supports up to 115200bps.

The USART sends data to the SIR encoder, and the bit stream output by the USART will be modulated. A modulated

stream of pulses is sent from the infrared transmitter and then received by the infrared receiver. The SIR receiver

decoder demodulates it and outputs the data to the USART.

The transmit encoder output has opposite polarity to the decoder input. When idle, SIR transmit is low, while SIR

receive is high. The high pulse sent by SIR is '0' and the low level is '1', while SIR reception is the opposite.

If the USART is sending data to the IrDA transmit encoder, then the IrDA receive decoder will ignore any data on

the IrDA receive line. If the USART is receiving data sent from the SIR receiver decoder, the data sent by the USART

to the IrDA transmitter encoder will not be encoded.

Pulse width is programmable. The IrDA specification requires pulses to be wider than 1.41us. For pulse widths less

Email: sales@nsing.com.sg



than 2 cycles, the receiver will filter them out. PSCV is the prescaler value programmed in the USART GTP register.

#### **18.4.13.2 IrDA low power mode**

When USART\_CTRL3.IRDALP=1, select low power infrared mode.

For the transmitter, when in low power mode, the pulse width is 3 times the low power baud rate, which is a minimum of 1.42MHz. Typically this value is 1.8432MHz (1.42 MHz < PSC < 2.12 MHz).

For the receiver, the requirement for a valid signal is that the duration of the low level signal must be greater than 2 cycles of the IrDA low power baud rate clock.






Figure 18-18 Irdasirendec-Block Diagram





nsing.com.sg

**N**SING

18.4.14 LIN Mode

The USART supports the ability of a LIN (Local Interconnection Network) master to send a synchronization break

and the ability of a LIN slave to detect a break. LIN mode can be enabled by configuring the

USART CTRL2.LINMEN bit.

Note: when using LIN mode, USART CTRL2.STPB[1:0], USART CTRL2.CLKEN, USART CTRL3.SCMEN,

USART CTRL3.HDMEN, USART CTRL3. IRDAMEN, these bits should be kept clear.

18.4.14.1 LIN transmission

When LIN is sent, the length of the data bits sent can only be 8 bits. By setting USART CTRL1.SDBRK, a 13-bit '0'

will be sent as the break symbol, and insert a stop bit.

**18.4.14.2** LIN reception

Whether the bus is idle or during the transmission of a data frame, as long as the break symbol appears, it can be

detected. The break symbol detection is independent of the USART receiver.

By configuring the USART CTRL2.LINBDL bit, 10-bit or 11-bit break character detection can be selected.

When the receiver detects the start bit, the circuit samples each subsequent bit at the 8th, 9th, and 10th oversampling

clock points of each bit. When 10 or 11 consecutive bits are detected as '0' and followed by a delimiter, it means that

a LIN break is detected, and USART STS.LINBDF is set. Before confirming the break symbol, check the delimiter

as it means the RX line has gone back to high level.

An interrupt is generated if the LIN breaker detection interrupt (USART CTRL2.LINBDIEN) is enabled.

If a '1' is sampled before the 10th or 11th sample point, the current detection is canceled and the start bit is searched

again.


498 / 593

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090

Email: sales@nsing.com.sg



Figure 18-20 Break Detection In LIN Mode (11-Bit Break Length-The LINBDL Bit Is Set)





In these examples, we suppose that LINBDL=1(11-bit break length),WL=0(8-bit data) Break occurring after an Idle: RX line frame1 Idle frame2 frame3 1 frame time 1 frame time RXDNE/FEF LINBDF Break occurring while a data is being received: RX line frame1 frame2 frame2 frame3 1 frame time 1 frame time RXDNE/FEF LINBDF

Figure 18-21 Break Detection And Framing Error Detection In LIN Mode

## **18.4.15 Smartcard Mode (ISO7816)**

USART supports smart card protocol. The smart card interface supports the asynchronous smart card protocol defined in the ISO7816-3 standard.

Through the USART\_CTRL3. SCMEN bit, you can choose whether to enable smart card mode. When using smartcardmode, USART\_CTRL2. LINMEN, USART\_CTRL3. HDMEN, USART\_CTRL3. IRDAMEN, these bits should be kept clear.

In smart card mode, the USART can provide a clock through the CK pin. The system clock is divided by the prescaler register to provide the clock to the smart card. The CK frequency can be from  $f_{CK}/2$  to  $f_{CK}/62$ , where  $f_{CK}$  is the peripheral input clock.

In smart card mode, 0.5 and 1.5 stop bits can be used when receiving data, and only 1.5 stop bits can be used when transmitting data. So 1.5 stop bits are recommended as this avoids configuration transitions.

In smart card mode, the data bits should be configured as 8 bits, and the parity bit should be configured.

When a parity error is detected by receiver, the transmit data line is pulled low for one baud clock cycle at the end of



the stop bit as NACK signal(If USART\_CTRL3.SCNACK is set). This NACK signal will generate a framing error on the transmitter side (transmitter side is configured with 1.5 stop bits).

When the transmitter receives a NACK signal (framing error) from the receiver, it does not detect the NACK as a start bit (according to the ISO protocol, the duration of the received NACK can be 1 or 2 baud clock cycles).

The example given in the following figure illustrates the signal on the data line with and without parity errors.




Figure 18-22 Iso7816-3 Asynchronous Protocol

The break frame has no meaning in smart card mode. A 00h data with a framing error will be treated as data instead of a break symbol.

Under normal operation, data will be shifted out of the transmit shift register on the next baud clock. The smart card mode is delayed by a minimum of 1/2 baud clock than normal operation.

In normal operation, USART\_STS.TXC is set when a frame containing data is sent and USART\_STS.TXDE=1.In smart card mode, the transmission completion flag (USART\_STS.TXC) is set high when the guard time counter reaches the value (USART\_GTP.GTV[7:0]). The clearing of the USART\_STS.TXC flag is not affected by the smartcardmode.

The following figure details how USART samples NACK signals.






Figure 18-23 Use 1.5 Stop Bits To Detect Parity Errors

## 18.5 Interrupt Request

The various interrupt events of USART are logical OR relations, if the corresponding enable control bit is set, these events can generate their own interrupts, but only one interrupt request can be generated at the same time.

**Interrupt Function Interrupt Event Event Flag Enable Bit TXDE TXDEIEN** Transmission data register is empty. **CTSF** CTS flag **CTSIEN** Transmission complete TXC **TXCIEN** Receive data ready to be read **RXDNE RXDNEIEN** USART global interrupt ORERR Data overrun error detected. **IDLEIEN** Idle line detected **IDLEF** Parity error PEF PEIEN Disconnect flag LINBDF LINBDIEN

**Table 18-7 USART Interrupt Request** 



Noise, overrun error and framing error in multi-buffer communication	NEF/OREF/FEF	ERRIEN <sup>(1)</sup>
--	--------------	-----------------------

*Note:* (1) this flag bit is used only when DMA is used to receive data(USART\_CTRL3.DMARXEN=1).

## 18.6 Mode Support

Table 18-8 USART Mode Setting (1)

Communication Mode	USART1	USART2	UART3	UART4
Asynchronous mode	Y	Y	Y	Y
Hardware flow control mode	Y	Y	N	N
DMA communication mode	Y	Y	Y	Y
Multiprocessor	Y	Y	Y	Y
Synchronous mode	Y	Y	N	N
Smartcard mode	Y	Y	N	N
Single-wire half duplex mode	Y	Y	Y	Y
IrDA infrared mode	Y	Y	Y	Y
LIN	Y	Y	Y	Y

*Note:*  $^{(1)}Y$  = support this mode, N = do not support this mode

# 18.7 USART Register

## 18.7.1 USART Register Overview

**Table 18-9 USART Register Overview** 

Offset	Register	31	30	29	28	27	26	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	_	0
000h	USART_STS Reserved														CTSF	LINBDF	TXDE	OXL	RXDNE	IDLEF	OREF	NEF	FEF	PEF								
	Reset Value 0												0	0	1	1	0	0	0	0	0	0										
004h	USART_DAT		DATV[8:0													3:0]																
	Reset Value															0	0	0	0	0	0	0	0	0								
008h	USART_BRCF							Res	erved												DIV	/_Inte	ger[1	1:0]					D	IV_D [3:	ecima 0]	al
	Reset Value	0 0 0 0 0 0											0	0	0	0	0	0	0	0	0	0										




Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	3	2	1	0
00Ch	USART_CTRL1									Re	served									UEN	ML	WUM	PCEN	PSEL	PEIEN	TXDEIEN	TXCIEN	RXDNEIEN	IDLEIEN	TXEN	RXEN	RCVWU	SDBRK
	Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	
010h	USART_CTRL2		Reserved															CLKEN GLIS (19:1)		CLKPOL	CLKPHA	LBCLK	Reserved	LINBDIEN	LINBDL	Reserved		ADDI	R[3:0]				
	Reset Value															0	0	0	0	0	0	0		0	0		0	0	0	0			
014h	USART_CTRL3	CTRL3 Reserved																CTSIEN	CTSEN	RTSEN	DMATXEN	DMARXEN	SCMEN	SCNACK	HDMEN	IRDALP	IRDAMEN	ERRIEN					
	Reset Value																					0	0	0	0	0	0	0	0	0	0	0	
018h	USART_GTP								Rese	erve	d										GTV	[7:0]				PSCV[7:0]							
	Reset Value												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					



# 18.7.2 USART Status Register (USART\_STS)

Address offset: 0x00

Reset value: 0x0000 00C0



Bit Field	Nama	Description
	Name	Description
31:10	Reserved	Reserved, the reset value must be maintained
9	CTSF	CTS flag
		If USART_CTRL3.CTSEN bit is set, this bit is set by hardware when the nCTS
		input changes. If USART_CTRL3.CTSIEN bit is set, an interrupt will be
		generated.
		This bit is cleared by software.
		0:nCTS status line has not changed.
		1:nCTS status line changes.
		Note: this bit is invalid for UART3/4.
8	LINBDF	LIN break detection flag.
		If USART_CTRL2.LINMEN bit is set, this bit is set by hardware when LIN
		disconnection is detected. If USART_CTRL2.LINBDIEN bit is set, an interrupt
		will be generated.
		This bit is cleared by software.
		0: LIN break character not detected.
		1: LIN break character detected.
7	TXDE	The Transmit data register empty.
		Set to 1 after power-on reset or data to be sent has been sent to the shift register.
		Setting USART_CTRL1.TXDEIEN will generate an interrupt.
		This bit is cleared to 0 when the software writes the data to be sent into
		USART_DAT.
		0: Send data buffer is not empty.
		1: The transmitting data buffer is empty.
6	TXC	Transmission complete.
		This bit is set to 1 after power-on reset. If USART STS.TXDE is set, this bit is
		set when the current data transmission is completed.
		Setting USART CTRL1.TXCIEN bit will generate an interrupt.
		This bit is cleared by software.
		0: Transmitting did not complete.
		1: Send completed.
		1. Sena completed.



5	RXDNE	The Read data register not empty.
3	KADNE	This bit is set when the read data buffer receives data from the shift register.
		When USART_CTRL1.RXDNEIEN bit is set, an interrupt will be generated.
		Software can clear this bit by writing 0 to it or reading the USART_DAT register.
		0: The read data buffer is empty.
	IDI EE	1: The read data buffer is not empty.
4	IDLEF	IDLE line detected flag.
		Within one frame time, the idle state is detected at the RX pin, and this bit is set
		to 1. When USART_CTRL1.IDLEIEN bit is set, an interrupt will be generated.
		The software can clear this bit by reading USART_STS first and then reading
		USART_DAT.
		0: No idle frame detected.
		1: idle frame detected.
		Note: IDLEF bit will not be set high again until USART_STS.RXDNE bit is set
		(that is, an idle line is detected again).
3	OREF	Overrun error
		With RXDNE set, this bit is set if the USART_DAT register receives data from
		the shift register. When USART_CTRL3.ERRIEN bit is set, an interrupt will be
		generated.
		The software can clear this bit by reading USART_STS first and then reading
		USART_DAT.
		0: No overrun error was detected.
		1: Overflow error detected.
2	NEF	Noise error flag.
		When noise is detected in the received frame, this bit is set by hardware. It is
		cleared by the software sequence (read first USART_STS, read USART_DAT
		again).
		0: No noise error detected.
		1: Noise error detected.
		Note: this bit will not generate an interrupt because it appears with
		USART_STS.RXDNE, and the hardware will generate an interrupt when setting
		the USART_STS.RXDNE flag. In the multi-buffer communication mode, if the
		USART_CTRL3.ERRIEN bit is set, an interrupt will be generated when the NEF
		flag is set.
1	FEF	Framing error.
		When the data is not synchronized or a large amount of noise is detected, and
		the stop bit is not received and recognized at the expected time, it will be judged
		that a framing error has been detected, and this bit will be set to 1. First read
		USART_STS, then read USART_DAT can cleared this bit.
		0: No framing errors were detected.
		1: A framing error or a Break Character is detected.
		Note: this bit will not generate an interrupt because it appears with
		USART_STS.RXDNE, and the hardware will generate an interrupt when setting
		ODITA _DID.IADIAD, and the hardware will generale an interrupt when setting




		the USART_STS.RXDNE flag. If the currently transmitted data has both framing
		errors and overload errors, the hardware will continue to transmit the data and
		only set the USART_STS.OREF flag bit.
		In the multi-buffer communication mode, if the USART_CTRL3.ERRIEN bit is
		set, an interrupt will be generated when the FEF flag is set.
0	PEF	Parity error.
		This bit is set when the parity bit of the received data frame is different from the
		expected check value.
		The software can clear this bit by reading USART_STS first and then reading
		USART_DAT.
		0: No parity error was detected.
		1: Parity error detected.

# 18.7.3 USART Data Register (USART\_DAT)

Address offset: 0x04

Reset value: undefined (uncertain value)



Bit Field Name Description

31:9 Reserved Reserved, the reset value must be maintained

8:0 DATV[8:0] Data value

Contains the data sent or received; Software can change the transmitted data by writing these bits, or read the values of these bits to obtain the received data.

If parity is enabled, when the transmitted data is written into the register, the highest bit of the data (the 7th or 8th bit depends on USART\_CTRL1.WL bit) will be replaced by the parity bit.


# 18.7.4 USART Baud Rate Register (USART BRCF)

Address offset: 0x08

Reset value: 0x0000 0000

Note: the baud counter stops counting if USART\_CTRL1.TXEN or USART\_CTRL1.RXEN are disabled respectively.






Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:4	DIV_Integer[11:0]	Integer part of baud rate divider.
3:0	DIV_Decimal[3:0]	Fractional part of baud rate divider.

# 18.7.5 USART Control Register 1 Register (USART\_CTRL1)

Address offset: 0x0C

Reset value: 0x0000 0000



Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained
13	UEN	USART enable
		When this bit is cleared, the divider and output of USART stop working after the current
		byte transmission is completed to reduce power consumption. Software can set or clear
		this bit.
		0:USART is disabled.
		1:USART is enabled.
12	WL	Word length.
		0:8 data bits.
		1:9 data bits.
		Note: if data is in transit, this bit cannot be configured.
11	WUM	Wake up mode from mute mode.
		0: Idle frame wake-up.
		1: the address identifier wakes up.
10	PCEN	Parity control enable
		0: Verification control is disabled.
		1: Verification control is enabled.
9	PSEL	Parity selection.
		0: even check.
		1: odd check.




Bit Field	Name	Description
8	PEIEN	PE interrupt enable
		If this bit is set to 1, an interrupt is generated when USART_STS.PEF bit is set.
		0: Parity error interrupt is disabled.
		1: Parity error interrupt is enabled.
7	TXDEIEN	TXDE interrupt enable
		If this bit is set to 1, an interrupt is generated when USART_STS.TXDE bit is set.
		0: Send buffer empty interrupt is disabled.
		1: Send buffer empty interrupt is enabled.
6	TXCIEN	Transmit complete interrupt enable.
		If this bit is set to 1, an interrupt is generated when USART_STS.TXC is set.
		0: Transmission completion interrupt is disabled.
		1: Transmission completion interrupt is enabled.
5	RXDNEIEN	RXDNE interrupt enable
		If this bit is set to 1, an interrupt is generated when USART_STS.RXDNE or
		USART_STS.OREF is set.
		0: Data buffer non-empty interrupt o and overrun error interrupt are disabled.
		1: Data buffer non-empty interrupt o and overrun error interrupt are enabled.
4	IDLEIEN	IDLE interrupt enable.
		If this bit is set to 1, an interrupt is generated when USART_STS.IDLEF is set.
		0:IDLE line detection interrupt is disabled.
		1: IDLE line detection interrupt is enabled.
3	TXEN	Transmitter enable.
		0: The transmitter is disabled.
		1: the transmitter is enabled.
2	RXEN	Receiver enable
		0: The receiver is disabled.
		1: the receiver is enabled.
1	RCVWU	The receiver wakes up
		Software can set this bit to 1 to make USART enter mute mode, and clear this bit to 0
		to wake up USART.
		In idle frame wake-up mode (USART_CTRL1.WUM=0), this bit is cleared by hardware
		when an idle frame is detected. In address wake-up mode (USART_CTRL1.WUM=1),
		when an address matching frame is received, this bit is cleared by hardware. Or when
		an address mismatch frame is received, it is set to 1 by hardware.
		0: The receiver is in normal operation mode.
		1: The receiver is in mute mode.
0	SDBRK	Send Break Character.
		The software transmits a break character by setting this bit to 1.
		This bit is cleared by hardware during stop bit of the break frame transmission.
		0: No break character was sent.
		1: Send a break character.



# 18.7.6 USART Control Register 2 Register (USART\_CTRL2)

Address offset: 0x10

Reset value: 0x0000 0000



Bit Field	Name	Description
31:15	Reserved	Reserved, the reset value must be maintained
14	LINMEN	LIN mode enable
		0:LIN mode is disabled
		1:LIN mode enabled
13:12	STPB[1:0]	STOP bits.
		00:1 stop bit.
		01:0.5 stop bit.
		10:2 stop bit.
		11:1.5 stop bit.
		Note: for UART3/4, only one stop bit and two stop bits are valid.
11	CLKEN	Clock enable
		0:CK pin is disabled
		1:CK pin enabled
		Note: this bit cannot be used for UART3/4.
10	CLKPOL	Clock polarity.
		This bit is used to set the polarity of CK pin in synchronous mode.
		0: CK pin remains low when it is not transmitted to the outside.
		1: CK pin remains high when it is not sent to the outside.
		Note: this bit is invalid for UART3/4.
9	CLKPHA	Clock phase.
		This bit is used to set the phase of CK pin in synchronous mode.
		0: Sample the first data at the first clock edge.
		1: Sample the first data at the second clock edge.
		Note: this bit cannot be used for UART3/4.
8	LBCLK	The Last bit clock pulse.
		This bit is used to set whether the clock pulse corresponding to the last transmitted data
		byte (MSB) is output on CK pin in synchronous mode.
		0: The clock pulse of the last bit of data is not output from CK.
		1: The clock pulse of the last bit of data will be output from CK.
		Note: this bit cannot be used for UART3/4.




Bit Field	Name	Description						
7	Reserved	Reserved, the reset value must be maintained						
6	LINBDIEN	LIN break detection interrupt enable.						
		If this bit is set to 1, an interrupt will be generated when USART_STS.LBDF bit is set.						
		0: Disconnect signal detection interrupt is disabled.						
		1: Turn-off signal detection interrupt enabled						
5	LINBDL	LIN break detection length.						
		This bit is used to set the length of the break frame.						
		0:10 bit break detection						
		1:11 bit break detection						
		Note: LINBDL can be used to control the detection length of Break Characters in LIN						
		mode and other modes, and the detection length is the same as that in LIN mode.						
4	Reserved	Reserved, the reset value must be maintained						
3:0	ADDR[3:0]	USART address.						
		Used in the mute mode of multiprocessor communication, using address identification						
		to wake up a USART device.						
		In address wake-up mode (USART_CTRL1.WUM=1), if the lower four bits of the						
		received data frame are not equal to the ADDR[3:0] value, USART will enter the mute						
		mode; If the lower four bits of the received data frame are equal to the ADDR[3:0]						
		value, USART will be awakened.						

# 18.7.7 USART Control Register 3 Register (USART\_CTRL3)

Address offset : 0x14

Reset value: 0x0000 0000



Bit Field	Name	Description				
31:11	Reserved	Reserved, the reset value must be maintained				
10	CTSIEN	CTS interrupt enable.				
		If this bit is set to 1, an interrupt will be generated when USART_STS.CTSF bit is set.				
		0:CTS interrupt is disabled.				
		1:CTS interrupt is enabled.				
		Note: this bit cannot be used for UART3/4				
9	CTSEN	CTS enable.				
		This bit is used to enable the CTS hardware flow control function.				
		0:CTS hardware flow control is disabled.				
		1:CTS hardware flow control is enabled.				



Bit Field	Name	Description
		Note: this bit cannot be used for UART3/4
8	RTSEN	RTS enable.
		This bit is used to enable RTS hardware flow control function.
		0:RTS hardware flow control is disabled.
		1:RTS hardware flow control is enabled.
		Note: this bit cannot be used for UART3/4
7	DMATXEN	DMA transmitter enable.
		0:DMA transmission mode is disabled.
		1:DMA transmission mode is enabled.
6	DMARXEN	DMA receiver enable.
		0:DMA receive mode is disabled.
		1:DMA receive mode is enabled.
5	SCMEN	Smartcard mode enable.
		This bit is used to enable Smartcard mode.
		0: Smartcard mode is disabled.
		1: Smartcard mode is enabled.
		Note: this bit cannot be used for UART3/4
4	SCNACK	Smartcard NACK enable.
		This bit is used for Smartcard mode to enable transmitting NACK when parity error
		occurs.
		0: Do not send NACK when there is a parity error.
		1: send NACK when there is a parity error.
		Note: this bit cannot be used for UART3/4
3	HDMEN	Half-duplex mode enable.
		This bit is used to enable half-duplex mode.
		0: Half-duplex mode is disabled.
		1: Half-duplex mode is enabled.
2	IRDALP	IrDA low-power mode.
		This bit is used to select the low power consumption mode for IrDA mode.
		0: Normal mode.
		1: Low power consumption mode.
1	IRDAMEN	IrDA mode enable.
		0:IrDA is disabled.
		1:IrDA is enabled.
0	ERRIEN	Error interrupt enable.
		When DMA receive mode (USART_CTRL3.DMARXEN=1) is enabled, an interrupt
		will be generated when USART_STS.FEF, USART_STS. OREF or USART_STS. NEF
		bit is set.
		0: Error interrupt is disabled.
		1: Error interrupt enabled.



# 18.7.8 USART Guard Time And Prescaler Register (USART\_GTP)

Address offset: 0x18

Reset value : 0x0000 0000

31														16
	'	'					Rese	rved			1		'	
	1				l .	l .	1	1	l	1	1	1		
15					T	T	8	7			1	1		0
			GTV	[7:0]						PSC	V[7:0]			
	1		rv	N	ı	1	1		1	r	w	1		

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:8	GTV[7:0]	Guard time value in Smartcard mode.
		This bit field specifies the guard time in baud clock. In Smartcard mode, this function
		is required. The setting time of USART_STS.TXC flag is delayed by GTV[7:0] baud
		clock cycles.
		Note: this bit is invalid for UART3/4.
7:0	PSCV[7:0]	Prescaler value.
		In IrDA low power consumption mode:
		these bits are used to set the frequency division coefficient for dividing the peripheral
		clock (PCLK1/PCLK2) to generate low power consumption frequency.
		00000000: reserved-do not write this value.
		00000001: divide the source clock by 1.
		11111111: divide the source clock by 255.
		In IrDA normal mode:
		PSCV can only be set to 00000001.
		In Smartcard mode:
		PSCV[4:0] is used to set the frequency division of Smartcard clock generated by
		peripheral clock (PCLK1/ PCLK2).
		Coefficient. The actual frequency division coefficient of is twice the set value of
		PSCV[4:0].
		0000: reserved-do not write this value.
		0001: Divide the source clock by 2.
		0010: Divide the source clock by 4.
		1111: Divide the source clock by 62.
		In Smartcard mode, PSCV[7:5] is reserved.
		Note: this bit is invalid for UART3/4.



# 19 Serial Peripheral Interface/Inter-IC Sound (SPI/ I<sup>2</sup>S)

# 19.1 SPI/ I<sup>2</sup>S Introduction

This module is about SPI/I<sup>2</sup>S. It works in SPI mode by default and users can choose to use I<sup>2</sup>S by setting the value of registers.

Serial peripheral interface (SPI) is able to work in master or slave mode, support full-duplex and half-duplex high-speed communication mode, and have hardware CRC calculation and configurable multi-master mode.

Inter-IC sound interface (I<sup>2</sup>S) is able to work in master and slave modes in half-duplex communication, and supports four audio standards: Philips I<sup>2</sup>S standard, MSB alignment standard, LSB alignment standard and PCM standard.

Both of them are synchronous serial interface communication protocols.

# 19.2 SPI And I<sup>2</sup>S Main Features

#### 19.2.1 SPI Features

- 3-wire full-duplex synchronous transmission
- Two-wire simplex synchronous transmission with or without a third bidirectional data line
- 8 or 16 bit transmission frame format selection
- Master or slave operations
- Support multi-master mode
- 8 master mode baud rate prescaler coefficient (maximum f<sub>PCLK</sub>/2)
- Slave mode frequency (maximum f<sub>PCLK</sub> /2)
- Fast communication between master mode and slave mode
- NSS can be managed by software or hardware in both master and slave modes: dynamic change of master/slave modes
- Programmable clock polarity and phase
- Programmable data order, MSB before or LSB before
- Dedicated send and receive flags that trigger interrupts
- SPI bus busy flag
- Hardware CRC for reliable communication
- In send mode, the CRC value can be sent as the last byte
- In full-duplex mode, CRC is automatically performed on the last byte received
  - Master mode failures, overloads, and CRC error flags that trigger interrupts
  - Single-byte send and receive buffer with DMA capability: generates send and receive requests



• Maximum interface speed: master mode 28Mbps(without CRC), 20Mbps(with CRC), slave mode 32Mbps

#### 19.2.2 I<sup>2</sup>S Features


- Simplex communication (send or receive only)
- Master or slave operations
- 8-bit linear programmable prescaler for accurate audio sampling frequencies (8 KHZ to 96KHz)
- The data format can be 16, 24, or 32 bits
- Audio channel fixed packet frame is 16 bit (16 bit data frame) or 32 bit (16, 24 or 32 bit data frame)
- Programmable clock polarity (steady state)
- The overflows flag bit in slave sending mode and the overflows flag bit in master/slave receiving mode
- 16-bit data registers are used for sending and receiving, with one register at each end of the channel
- Supported I<sup>2</sup>S protocols:
  - I<sup>2</sup>S Philips standard
  - MSB alignment standard (left aligned)
  - LSB alignment standard (right aligned)
  - PCM standard (16-bit channel frame with long or short frame synchronization or 16-bit data frame extension to 32-bit channel frame)
- The data direction is always MSB first
- Both send and receive have DMA capability
- The master clock can be output to external audio devices at a fixed rate of 256xFs(Fs is the audio sampling frequency)



# 19.3 SPI Function Description

# 19.3.1 General Description

Figure 19-1 SPI Block Diagram



To connected external devices, SPI has four pins, which are as follows:

- SCLK: serial clock pin. Serial clock signal is output from the SCLK pin of master device and input to SCLK pin of slave device.
- MISO: master input/slave output pin. Data is received from the MISO pin of master device and send by the MISO pin of slave device.
- MOSI: master output/slave input pin. Data is transmitted by the MOSI pin of master device and received from the MOSI pin of slave device.
- NSS: chip select pin. There are two types of NSS pin, internal pin and external pin. If the internal pin detects a high level, SPI works in the master mode. Conversely, SPI works in the slave mode. Users can use a standard I/O pin of the master device to control the NSS pin of the slave device.

#### Software NSS mode

The software slave device management is enabled when SPI CTRL1.SSMEN=1.



The NSS pin is not used in software NSS mode. In this mode the internal NSS signal level is driven by writing the SPI CTRL1.SSEL bit (master mode SPI CTRL1.SSEL=1, slave mode SPI CTRL1.SSEL=0).

#### Hardware NSS mode

The software slave device management is disabled when SPI CTRL1.SSMEN=0.

Input mode: The NSS output of the master device is disabled (SPI\_CTRL1.MSEL=1, SPI\_CTRL2.SSOEN=0), allowing operation in multi-master mode. The master should connect NSS pin to the high level and the slave should connect NSS pin to the low level during the entire data frame transfer.

Output mode: NSS output of the master device is enable (SPI\_CTRL1.MSEL=1, SPI\_CTRL2.SSOEN=1). SPI as the master device must pull the NSS pin to low level, all device which connected to the master device and set to NSS hardware mode, will detect low level and enter the slave mode automatically. If the master device cannot pull the NSS pin to low level, device will enter the slave mode and generates the master mode failure error.

Note: the choice of software mode or hardware mode depends on whether NSS control is needed in the communication protocol. If not, you can choose the software mode, and release a GPIO pin for other purposes.




Figure 19-2 Selective Management Of Hardware/Software

The following figure is an example of the interconnection of single master and single slave devices






Figure 19-3 Master And Slave Applications

Note: NSS pin is set as input

SPI is a ring bus structure, and the master device outputs a synchronous clock signal through SCK pin, the MOSI pin of master device is connected with the MOSI pin of slave device, and the MISO pin of master device is connected with the MISO pin of slave device. Serial transfer of data between master device and slave device, sending data to slave device through MOSI pin and having the lowest bit, while the highest bit of slave device is transmitted to the lowest bit of master device through MISO pin. When the second bit of data is sent, the data of the lowest bit will be shifted to the left by one bit and the new data will be stored in the lowest bit.

#### **SPI** timing mode

User can selects the clock edge of data capture by setting SPI\_CTRL1.CLKPOL bit and SPI\_CTRL1.CLKPHA bit.

- When CLKPOL = 0, CLKPHA = 0, the SCLK pin will keep low in idle state, and the data will be sampled at the first edge, which is rising edge.
- When CLKPOL = 0, CLKPHA = 1, the SCLK pin will keep low in idle state, and the data will be sampled at the second edge, which is falling edge.
- When CLKPOL = 1, CLKPHA = 0, the SCLK pin will keep high in idle state, and the data will be sampled at the first edge, which is falling edge.
- When CLKPOL = 1, CLKPHA = 1, the SCLK pin will keep high in idle state, and the data will be sampled at the second edge, which is rising edge.

Regardless of the timing mode used, the master and slave configuration must be the same.

Figure 19-4 is the combination timing of four CLKPHA and CLKPOL bits transmitted by SPI when the SPI CTRL1.LSBFF=0.






Figure 19-4 Data Clock Timing Diagram

#### Data format

User can selects the data order by setting the SPI\_CTRL1.LSBFF bit. When SPI\_CTRL1.LSBFF = 0, SPI will transmit the most significant bit (MSB) first; When SPI\_CTRL1.LSBFF = 1, SPI will transmit low-order data (LSB) first

User can selects the data frame by setting the SPI CTRL1.DATFF bit.

### 19.3.2 SPI Operating Mode

### • Master full duplex mode (SPI\_CTRL1.MSEL=1, SPI\_CTRL1.BIDIRMODE=0, SPI\_CTRL1.RONLY=0)

After the first data is written to the SPI\_DAT register, the transmission will start. When the first bit of the data is sent, the data bytes are loaded from the data register into the shift register in parallel, and then according to the configuration of the SPI\_CTRL1.LSBFF bit, the data bits follow the MSB or LSB order are serially shifted to the MOSI pin. At the same time, the data receives on the MISO pin is serially shifted into the shift register in the same order and then loaded into the SPI\_DAT register in parallel. The software operation process is as follows:



- 1. Enable SPI module, set SPI CTRL1.SPIEN = 1.
- 2. Write the first data to be sent into SPI DAT register (this operation will clear SPI STS.TE bit).
- 3. Wait for SPI\_STS.TE bit to be set to '1', and write the second data to be sent into SPI\_DAT. Wait for SPI\_STS.RNE bit to be set to '1', read SPI\_DAT to get the first received data, and the SPI\_STS.RNE bit will be cleared by hardware while reading SPI\_DAT. Repeat the above operation, sending subsequent data and receiving n-1 data at the same time;
- 4. Wait for SPI\_STS.RNE bit to be set to '1' to receive the last data;
- 5. Wait for SPI STS.TE to be set to '1', then wait for SPI STS.BUSY bit to be cleared and turn off SPI module.

The process of data sending and data receiving can also be implemented in the interrupt handler generated by the rising edge of the SPI\_STS.RNE or SPI\_STS.TE flag.




Figure 19-5 Change Of TE/RNE/BUSY During Continuous Transmission In Master Full Duplex Mode

# Master two-wire one-way send-only mode (SPI\_CTRL1.MSEL=1, SPI\_CTRL1.BIDIRMODE=0, SPI\_CTRL1.RONLY=0)

Master two-wire one-way send-only mode is similar to master full-duplex mode. The difference is that this mode will not read the received data, so the SPI\_STS.OVER bit will be set to '1', and the software will ignore it. The software operation process is as follows:

- 1. Enable SPI module to set SPI CTRL1.SPIEN = 1.
- 2. Write the first data to be sent into SPI DAT register (this operation will clear SPI STS.TE bit).
- 3. Wait for SPI\_STS.TE bit to be set to '1', and write the second data to be sent into SPI\_DAT. Repeat this operation to send subsequent data;



4. After writing the last data to SPI\_DAT, wait for SPI\_STS.TE bit to set '1'; then wait for SPI\_STS.BUSY bit to be cleared to complete the transmission of all data.

The process of data sending can also be implemented in the interrupt handler generated by the rising edge of the TE flag.




Figure 19-6 Change of TE/BUSY During Host Transmits Continuously In One-Way Only Mode

 Master two-wire one-way receive-only mode (SPI\_CTRL1.MSEL=1, SPI\_CTRL1.BIDIRMODE=0, SPI\_CTRL1.RONLY=1)

When SPI\_CTRL1.SPIEN=1, the receiving process starts. The data bits from the MISO pin are sequentially shifted into the 8-bit shift register and then loaded into the SPI\_DAT register(receive buffer) in parallel. The software operation process is as follows:


- 1. Enable the receive-only mode (SPI CTRL1.RONLY=1).
- 2. Enable SPI module, set SPI\_CTRL1.SPIEN=1: in master mode, SCLK clock signal is generated immediately, and serial data is continuously received before SPI is turned off(SPI\_CTRL1.SPIEN=0); in slave mode, serial data is continuously received when the SPI master device pulls low the NSS signal and generates SCLK clock.
- Wait for SPI\_STS.RNE bit to be set to '1', read the SPI\_DAT register to get the received data, and the SPI\_STS.RNE bit will be cleared by hardware while reading SPI\_DAT register. Repeat this operation to receive all data.

The process of data receiving can also be implemented in the interrupt handler generated by the rising edge of the RNE flag(SPI\_STS.RNE).

Figure 19-7 Change Of RNE During Continuous Transmission Occurs In Receive-Only Mode (BIDIRMODE=0 and



#### RONLY=1)



• Master one-wire bidirectional send mode (SPI\_CTRL1.MSEL=1, SPI\_CTRL1.BIDIRMODE=1, SPI\_CTRL1.BIDIROEN=1, SPI\_CTRL1.RONLY=0)

After the data is written to the SPI\_DAT register (send buffer), the transmission process starts. This mode does not receive data. At the same time as the first data bit is sent, the data to be sent is loaded into the 8-bit shift register in parallel, and then according to the configuration of the SPI\_CTRL1.LSBFF bit, the SPI serially shifts the data bits to the MOSI pin in MSB or LSB order

The software operation flow of the master one-wire bidirectional send mode is the same as that of the send-only mode.

• Master one-wire bidirectional receive mode (SPI\_CTRL1.MSEL=1, SPI\_CTRL1.BIDIRMODE=1, SPI\_CTRL1.BIDIROEN=0, SPI\_CTRL1.RONLY=0)

When SPI\_CTRL1.SPIEN=1, the receiving process starts. There is no data output in this mode, the received data bits are sequentially and serially shifted into the 8-bit shift register, and then loaded into the SPI\_DAT register (receive buffer) in parallel

The software operation flow of the master one-wire bidirectional receive mode is the same as that of the receive-only mode.

• Slave full duplex mode (SPI CTRL1.MSEL=0, SPI CTRL1.BIDIRMODE=0, SPI CTRL1.RONLY=0)

The data transfer process begins when the slave device receives the first clock edge. Before the master starts data transfer, software must ensure that the data to be send is written to the SPI DAT register.



Slave mode: CLKPOL=1.CLKPHA=1 SCK MISO/MOSI ь0 b1 b2 ь3 b4 b5 Ь7 ь0 bl b2 b3 b4 b5 ь0 b1 b2 ь3 b4 b5 b6 ь7 (out) TE flag Set by hardware Clear by software Tx buffer 0x11 0x22 0x33 (write to SPI\_DAT) BUSY flag The flag set/clear by hardware DATA2=0xBB DATA1=0xAA DATA3=0xCC MISO/MOSI b4 ь0 b4 Set by hardware lear by software RNE flag Rx buffer 0xBB 0xCC (read from SPI DAT) Write 0x11 into SPI\_DAT Wait until TE=1,write 0x33 into SPI DAT Wait until TE=1,write 0x22 into SPI\_DAT Wait until RNE=1,read 0xBB from SPI\_DAT Wait until RNE=1,read 0xAA from SPI\_DAT Wait until RNE=1,read 0xCC from SPI\_DAT

Figure 19-8 Change Of TE/RNE/BUSY During The Slave Is Continuously Transmitting In Full Duplex Mode

• Slave two-wire one-way send-only mode (SPI\_CTRL1.MSEL=0, SPI\_CTRL1.BIDIRMODE=0 and SPI\_CTRL1.RONLY=0)




Figure 19-9 Change Of TE/BUSY During Continuous Transmission In Slave Unidirectional Transmit-Only Mode

 Slave two-wire one-way receive-only mode (SPI\_CTRL1.MSEL=0, SPI\_CTRL1.BIDIRMODE=0 and SPI\_CTRL1.RONLY=1)

The data receiving process begins when the slave device receives the clock signal and the first data bit from the MOSI pin. The received data bits are sequentially and consecutively shifted serially into an 8-bit shift register and then loaded into the SPI DAT register (receive buffer) in parallel.

nsing.com.sg

**NSING** 

• Slave one-wire bidirectional transmit mode (SPI\_CTRL1.MSEL=0, SPI\_CTRL1.BIDIRMODE=1 and SPI\_CTRL1.BIDIROEN=1)

When the slave device receives the first edge of the clock signal, the transmitting process starts. No data is received in this mode, and the software must ensure that the data to be sent has been written in the SPI\_DAT register before the SPI master device starts data transmission.

• Slave one-wire bidirectional receive mode (SPI\_CTRL1.MSEL=0, SPI\_CTRL1.BIDIRMODE=1 and SPI\_CTRL1.BIDIROEN=0)

Data receiving begins when the slave device receives the first clock edge and a data bit from the MOSI pin. There is no data output in this mode, the received data bits are sequentially and consecutively shifted serially into an 8-bit shift register, and then loaded into the SPI DAT register (receive buffer) in parallel.

Note: the software operation process of the slave can refer to the master.

#### **SPI** initialization process

- 1. The baud rate of serial clock is defined by the SPI\_CTRL1.BR[2:0] bits (this step is ignored if it is working in slave mode).
- 2. Select SPI\_CTRL1.CLKPOL bit and SPI\_CTRL1.CLKPHA bit to define the phase relationship between data transmission and serial clock (see Figure 19-4).
- 3. Set SPI CTRL1.DATFF bit to define 8-bit or 16-bit data frame format.
- 4. Configure the SPI CTRL1.LSBFF bit to define the frame format.
- 5. Configure the NSS mode as described above for the NSS function.
- 6. RUN mode is configured by SPI\_CTRL1.MSEL bit, SPI\_CTRL1.BIDIRMODE bit, SPI\_CTRL1.BIDIROEN bit and SPI\_CTRL1.RONLY bit.
- 7. Set the SPI\_CTRL1.SPIEN=1 to enable SPI.

#### Basic send and receive process

When SPI sends a data frame, it firstly loads the data frame from the data buffer into the shift register, and then starts to send the loaded data. When the data is transferred from the transmit buffer to the shift register, the transmit buffer empty flag is set (SPI\_STS.TE=1), and the next data can be loaded into the send buffer; if the TEINTEN bit is set (SPI\_CTRL2.TEINTEN=1), an interrupt will be generated; writing data to the SPI\_DAT register will clear the SPI\_STS.TE bit.

At the last edge of the sampling clock, when the data is transferred from the shift register to the receive buffer, the receive buffer non-empty flag is set (SPI\_STS.RNE=1), at this time the data is ready and can be read from the SPI\_DAT register; if the receive buffer non-empty interrupt is enabled (SPI\_CTRL2.RNEINTEN=1), an interrupt will be generated; the SPI\_STS.RNE bit can be cleared by reading the SPI\_DAT register data.

In master mode, the transmitting process starts when data is written to the send buffer. If the next data has been written into the SPI\_DAT register before the current data frame sending is completed, the continuous sending function can be achieved.



In slave mode, the NSS pin level is low, and the sending process starts when the first edge of the clock signal comes. To avoid accidental data transfers, software must write data to the send buffer before the data sending (it is recommended to enable the SPI slave before the master sends the clock).

In some configurations, when the last data is sent, the BUSY flag(SPI\_STS.BUSY) can be used to wait for the end of the data sending.

#### Continuous and discontinuous transmission.

When sending data in master mode, if the software is fast enough to detect each TE(SPI\_STS.TE) rising edge (or TE interrupt), and the data is written to the SPI\_DAT register immediately before the end of the ongoing transmission. At this time, the SPI clock remains continuous between the transmission of data items, and the SPI\_STS.BUSY bit will not be cleared, continuous communication can be achieved.

If the software is not fast enough, it will result in discontinuous communication; in this case, the SPI\_STS.BUSY bit is cleared between the transmission of each data items(see Figure 19-10 below).

In master receive-only mode (SPI\_CTRL1.RONLY=1), communication is always continuous and the BUSY flag(SPI\_STS.BUSY) is always high.

In slave mode, the continuity of communication is determined by the SPI master device. However, even if the communication is continuous, the BUSY flag(SPI\_STS.BUSY) will be low for at least one SPI clock cycle between each data item (see Figure 19-9).




Figure 19-10 Change Of TE/BUSY During BIDIRMODE = 0 And RONLY = 0 Are Transmitted Discontinuously.

#### 19.3.3 Status Flag

The SPI STS register has 3 flag bits to monitor the status of the SPI:

#### Send buffer empty flag bit (TE)

When the send buffer is empty, the TE flag(SPI\_STS.TE) is set to 1, which means that new data can be written into the SPI DAT register. When the send buffer is not empty, the hardware will clear this flag to 0.

#### Receive buffer non-empty flag bit (RNE)

When the receive buffer is not empty, the RNE flag(SPI\_STS.RNE) is set to 1, so the user knows that there is data in the receive buffer. After reading the SPI\_DAT register, the hardware will set this flag to 0.



#### **BUSY flag bit (BUSY)**

When the transmission starts, the hardware sets the BUSY flag(SPI\_STS.BUSY) to 1, and after the transmission ends, the hardware sets the BUSY flag to 0.

Only when the device is in the master one-wire bidirectional receive mode, the BUSY flag(SPI\_STS.BUSY) will be set to 0 when the communication is in progress.

The BUSY flag(SPI STS.BUSY) will be cleared to 0 in the following cases:

- End of transmission (except for continuous communication in master mode);
- Turn off the SPI module (SPI CTRL1.SPIEN=0);
- The master mode error occurs (SPI STS.MODERR=1)

When the communication is discontinuous: the BUSY flag(SPI\_STS.BUSY) is cleared to '0' between the transmission of each data item.

When communication is continuous: in master mode, the BUSY flag(SPI\_STS.BUSY) remains high during the entire transfer process; In slave mode, the BUSY flag(SPI\_STS.BUSY) will be low for 1 SPI clock cycle between each data item transfer. So do not use the BUSY flag to handle the sending and receiving of each data item.

### 19.3.4 Disabling SPI

In order to turn off the SPI module, different operation modes require different operation steps:

#### Master or slave full duplex mode

- 1. Wait for the RNE flag(SPI STS.RNE) to be set to 1 and the last byte to be received;
- 2. Wait for the TE flag(SPI STS.TE) to be set to 1;
- 3. Wait for the BUSY flag(SPI STS.BUSY) to be cleared to 0;
- 4. Turn off the SPI module (SPI CTRL1.SPIEN=0).

#### Two-wire one-way send-only mode or one-wire bidirectional send mode for master or slave

- 1. After writing the last byte to the SPI DAT register, wait for the TE flag(SPI STS.TE) to be set to 1;
- 2. Wait for the BUSY flag(SPI\_STS.BUSY) to be cleared to 0;
- 3. Turn off the SPI module (SPI CTRL1.SPIEN=0).

### Two-wire one-way receive-only mode or one-wire bidirectional receive mode for master

- 1. Wait for the penultimate RNE(SPI STS.RNE) to be set to 1;
- 2. Before closing the SPI module (SPI\_CTRL1.SPIEN=0), wait for 1 SPI clock cycle (using software delay);
- 3. Wait for the last RNE(SPI\_STS.RNE) to be set before entering shutdown mode (or turning off the SPI module clock).

### Two-wire one-way receive-only mode or one-wire bidirectional receive mode for slave

1. The SPI module can be turned off at any time (SPI\_CTRL1.SPIEN=0), and after the current transfer is over, the SPI module will be turned off;



2. If you want to enter the shutdown mode, you must wait for the BUSY flag(SPI\_STS.BUSY) to be set to 0 before entering the shutdown mode (or turn off the SPI module clock).

# 19.3.5 SPI Communication Using DMA

Users can choose DMA for SPI data transmission, the application program can be released, and the system efficiency can be greatly improved.

When the send buffer DMA is enabled (SPI\_CTRL2.TDMAEN=1), each time the TE flag(SPI\_STS.TE) bit is 1, a DMA request will be generated, and the DMA will automatically write the data to the SPI\_DAT register, which will clear the TE flag(SPI\_STS.TE) bit. When the receive buffer DMA is enabled (SPI\_CTRL2.RDMAEN=1), each time the RNE flag(SPI\_STS.RNE) bit is set to 1, a DMA request will be generated, and the DMA will automatically read the SPI\_DAT register, which will clear the RNE flag(SPI\_STS.RNE) bit.

When the SPI is only used for sending data, only the send DMA channel of the SPI needs to be enabled. At this time, the received data is not read, the OVER flag(SPI\_STS.OVER) is set to 1, and the software does not need to process this flag.

When the SPI is only used for receiving data, only the receive DMA channel of the SPI needs to be enabled.

In transmit mode, after DMA has sent all the data to be sent (DMA\_INTSTS.TXCF=1), BUSY flag(SPI\_STS.BUSY) can monitor to confirm whether SPI communication is over, which can avoid destroying the transmission of the last data when the SPI is turned off or enters the shutdown mode. Therefore, the software needs to wait for the TE flag(SPI\_STS.TE) bit to be set to 1, and wait for the BUSY flag(SPI\_STS.BUSY) bit to be set to 0.




Figure 19-11 Transmission Using DMA






Figure 19-12 Reception Using DMA

#### 19.3.6 CRC Calculation

The SPI contains two independent CRC calculators for data transmitting and data reveiving to ensure the correctness of data transmission. According to the transmitting and receiving data frame format, CRC adopts different calculation methods, the 8-bit data frame format adopts CRC8, and the 16-bit data frame format adopts CRC16. The polynomial used in the SPI CRC calculation is set by the SPI\_CRCPOLY register, and the user enables the CRC calculation by setting the SPI CTRL1.CRCEN=1.

In transmit mode, after the last data is written into the transmit buffer, set the SPI\_CTRL1.CRCNEXT=1, which indicates that the hardware will start transmitting the CRC value (SPI\_CRCTDAT value) after transmitting the data. When the CRC is sent, the CRC calculation will stop.

In receive mode, after the penultimate data frame is received, set the SPI\_CTRL1.CRCNEXT=1. The received CRC and SPI\_CRCRDAT values are compared, if they are different, the SPI\_STS.CRCERR bit is set to 1. If the SPI\_CTRL2.ERRINTEN bit is set to 1, an interrupt will be generated.

In order to keep the synchronization of the next CRC calculation result of the master-slave device, the user should clear the CRC value of the master-slave device. Setting the SPI\_CTRL1.CRCEN bit resets the SPI\_CRCRDAT and SPI\_CRCTDAT registers. Take the following steps in order: SPI\_CTRL1.SPIEN=0; SPI\_CTRL1.CRCEN=0; SPI\_CTRL1.CRCEN=1; SPI\_CTRL1.SPIEN=1.

Most importantly, when the SPI is configured in slave mode and CRC is enabled, as long as there is a clock pulse on SCLK pin, the CRC calculation will still be performed even if the NSS pin is high. This situation is common when the master device communicates with multiple slave devices alternately, so it is necessary to avoid CRC misoperation.

When the SPI hardware CRC check is enabled (SPI\_CTRL1.CRCEN=1) and the DMA is enabled, the hardware automatically completes the transmitting and reception of CRC bytes when the communication ends.

### 19.3.7 Error Flag

Master mode failure error (MODERR)



The following two conditions will cause the master mode failure error:

- In NSS pin hardware management mode, the master device NSS pin is pulled low;
- In NSS pin software management mode, the SPI CTRL1.SSEL bit is set to 0.

When a master mode failure error occurs, the SPI\_STS.MODERR bit is set to 1. An interrupt is generated if the user enables the corresponding interrupt(SPI\_CTRL2.ERRINTEN=1). The SPI\_CTRL1.SPIEN bit and SPI\_CTRL1.MSEL bit will be write protected and both are cleared by hardware. SPI is turned off and forced into slave mode

Software performs a read or write operation to the SPI\_STS register, and then writes to the SPI\_CTRL1 register to clear the SPI\_STS.MODERR bit (in multi-master mode, the master's NSS pin must be pulled high first).

Normally, the SPI\_STS.MODERR bit of the slave cannot be set to 1. However, in a multi-master configuration, the slave's SPI\_STS.MODERR bit may be set to 1. In this case, the SPI\_STS.MODERR bit indicates that there is a multi-master collision. The interrupt routine can perform a reset or return to the default state to recover from an error state.

#### Overflow Error (OVER)

When the SPI\_STS.RNE bit is set to 1, but there is still data sent into the receive buffer, an overflow error will occur. At this time, the overflow flag SPI\_STS.OVER bit is set to 1. An interrupt is generated if the user enables the corresponding interrupt(SPI\_CTRL2.ERRINTEN=1). All received data is lost, and the SPI\_DAT register retains only previously unread data.

Read the SPI DAT register and the SPI STS register in turn to clear the SPI STS.OVER bit.

#### **CRC Error (CRCERR)**

The CRC error flag is used to check the validity of the received data. A CRC error occurs when the received CRC value does not match the SPI\_CRCRDAT value. At this time, the SPI\_STS.CRCERR flag bit is set to '1', and an interrupt will be generated if the user enables the corresponding interrupt(SPI\_CTRL2.ERRINTEN=1).

### 19.3.8 SPI Interrupt

**Table 19-1 SPI Interrupt Request** 

Interrupt Event	Event Elag Bit	Enable Control Bit		
Send buffer empty flag	TE	TEINTEN		
Receive buffer non empty flag	RNE	RNEINTEN		
Master mode failure event	MODERR			
Overflow error	OVER	ERRINTEN		
CRC error flag	CRCERR			



# 19.4 I<sup>2</sup>S Function Description

The block diagram of I<sup>2</sup>S is shown in the figure below:

Address and data bus Tx buffer SPI STS MODER OVER UNDER CHSIDE 16-bit MOSI/SD LSBFF control bit Shift register MISO 16-bit Communication circuit Rx buffer SPI 12SCFG ₽ NSS/WS MODCFG[1:0] STDSEL[1:0] TDATLEN[1:0] MOD I2SEN SEL Baud rate generator SPI CTRL1 LSBFF BR[2:0] MSEL BIDIR BIDIRO CRC NEXT CRCEN DATFF SSMEN SSEL RONLY Main controller ►Ü CLK I2S clock generator SPI I2SPREDIV MCLK ODD\_ EVEN MODSEL LDIV[7:0] I2Sx CLK MCLK

Figure 19-13 I<sup>2</sup>S Block Diagram

The I<sup>2</sup>S interface uses the same pins, flags and interrupts as the SPI interface. Setting the SPI\_I2SCFG.MODSEL=1 selects the I<sup>2</sup>S audio interface.

I<sup>2</sup>S has a total of 4 pins, 3 of which are shared with SPI:

- CLK: Serial clock (shared with SCLK pin), CLK generates a pulse every time 1-bit audio data is sent.
- SD: Serial data (shared with MOSI pin), used for data send and receive;
- WS: Channel selection (shared with NSS pin), used as data control signal output in master mode, and used as input in slave mode;
- MCLK: master clock (independent mapping, optional), output 256 × Fs clock signal to ensure better

nsing.com.sg

**NSING** 

synchronization between systems.

*Note:*  $F_S$  *is the sampling frequency of audio signal* 

In master mode, I<sup>2</sup>S uses its own clock generator to generate clock signals for communication, and this clock generator is also the clock source of the master clock output (SPI\_I2SPREDIV.MCLKOEN=1, the master clock output is enabled).

# 19.4.1 Supported Audio Protocols

Four audio standards can be selected by setting the SPI I2SCFG.STDSEL[1:0] bits:

- I<sup>2</sup>S Philips standard
- MSB alignment standard
- LSB alignment standard
- PCM standard

The audio data of the left channel and the right channel are usually time-division multiplexed, and the left channel always transmits data before the right channel. By checking the SPI\_STS.CHSIDE bit, the user can distinguish which channel the received data belongs to. However, in the PCM audio standard, the CHSIDE bit has no meaning.

By setting the SPI\_I2SCFG.TDATLEN bits, the user can set the length of the data to be transmitted, and set the data bit width of the channel by setting the SPI\_I2SCFG.CHBITS bits. There are 4 data formats for sending data as follows:

- 16-bit data is packed into 16-bit data frame
- 16-bit data is packed into a 32-bit data frame (the first 16 bits are meaningful data, and the last 16 bits are set to 0 by hardware)
- 24-bit data is packed into 32-bit data frame (the first 24-bit data is meaningful data, and the latter 8-bit data is set to 0 by hardware)
- 32-bit data is packed into 32-bit data frame

I<sup>2</sup>S uses the same SPI\_DAT register as SPI to transmit and receive 16-bit wide data. If I<sup>2</sup>S needs to transmit or receive 24-bit or 32-bit wide data, the CPU needs to read or write the SPI\_DAT register twice. On the other hand, when I<sup>2</sup>S transmits or receives 16-bit wide data, the CPU only needs to read or write the SPI\_DAT register once.

Regardless of which data format and communication standard is used, I<sup>2</sup>S always sends the most significant bit (MSB) first.

#### I<sup>2</sup>S Philips standard

Using the I<sup>2</sup>S Philips standard, the device that transmits data on the falling edge of the clock, and the device that receives data on the rising edge of the clock. The WS signal should be valid one clock before the most significant bit (MSB) is transmitted and will change on the falling edge of the clock signal.



Figure 19-14  $I^2S$  Philips Protocol Waveform (16/32-Bit Full Precision, CLKPOL = 0)






Figure 19-15 I<sup>2</sup>S Philips Protocol Standard Waveform (24-Bit Frame, CLKPOL = 0)



If the 24-bit data needs to be packaged into 32-bit data frame format, the CPU needs to read or write the SPI\_DAT register twice during each frame of data transmission. For example, if the user sends 24-bit data 0x95AA66, the CPU will first write 0x95AA into the SPI\_DAT register, and then write 0x66XX into the SPI\_DAT register (only the upper 8-bit data is valid, the lower 8-bit data is meaningless and can be any value); if the user receives 24-bit data 0x95AA66, the CPU will first read the SPI\_DAT register to get 0x95AA, and then read the SPI\_DAT register to get 0x6600 (only the upper 8-bit data is valid, and the lower 8-bit data is always 0).



Figure 19-16 I<sup>2</sup>S Philips Protocol Standard Waveform (16-Bit Extended To 32-Bit Packet Frame, CLKPOL = 0)



If 16-bit data needs to be packed into 32-bit data frame format, the CPU only needs to read or write the SPI\_DAT register once for each frame of data transmission. The lower 16 bits of data for expansion to 32 bits are always set to 0x0000. For example, if the user sends or receives 16-bit data 0x89C1 (extended to 32-bit data is 0x89C10000). In the process of sending data, the upper 16-bit half word (0x89C1) needs to be written into the SPI\_DAT register; the user can write new data until the SPI\_STS.TE bit is set. An interrupt is generated if the user enables the corresponding interrupt. The sending is performed by hardware, even if the last 16 bits (0x0000) are not sent, the hardware will set the TE(SPI\_STS.TE) bit to 1 and the corresponding interrupt will be generated. In the process of receiving data, the RNE flag(SPI\_STS.RNE) will be set to 1 after each time the device receives the upper 16-bit halfword (0x89C1). An interrupt is generated if the user enables the corresponding interrupt. In this way, there is more time between 2 reads and writes, which can prevent underflow or overflow from happening.

#### MSB alignment standard

In the MSB alignment standard, the device transmits the data on the falling edge of the clock, and the device receives the data on the rising edge of the clock. The WS signal and the most significant bit (MSB) are generated simultaneously.

The standard data receiving and transmitting processing mode is the same as I<sup>2</sup>S Philips standard.



Figure 19-17 The MSB Is Aligned With 16-Bit Or 32-Bit Full Precision, CLKPOL = 0.





Figure 19-18 MSB Aligns 24-Bit Data, CLKPOL = 0



**MSB** 

Right channel



**MSB** 

CLK Send Receive

16-bit remaining 0 forced

Figure 19-19 MSB-Aligned 16-Bit Data Is Extended To 32-Bit Packet Frame, CLKPOL = 0

### LSB Alignment Atandard

SD

In 16-bit or 32-bit full-precision frame format, LSB alignment standard is the same as MSB alignment standard.

LSB




Figure 19-20 LSB Alignment 16-Bit Or 32-Bit Full Precision, CLKPOL = 0

Left channel 32-bit






Figure 19-21 LSB Aligns 24-Bit Data, CLKPOL = 0

If the 24-bit data needs to be packed into the 32-bit data frame format, the CPU needs to read or write the SPI\_DAT register twice during each frame of data transmission. For example, if the user sends 24-bit data 0x95AA66, the CPU will first write 0xXX95 (only the lower 8-bit data is valid, the upper 8-bit data is meaningless and can be any value) into the SPI\_DAT register, and then write 0xAA66 into the SPI\_DAT register. If the user receives 24-bit data 0x95AA66, the CPU will first read the SPI\_DAT register to get 0x0095 (only the lower 8 bits are valid, the upper 8 bits are always 0), and then read the SPI\_DAT register to get 0xAA66.




Figure 19-22 LSB Aligned 16-Bit Data Is Extended To 32-Bit Packet Frame, CLKPOL = 0

If the 16-bit data needs to be packaged into a 32-bit data frame format, the CPU only needs to read or write the SPI\_DAT register once for each frame of data transmission. The upper 16 bits of extended to 32 bits data are set to 0x0000 by hardware, if the user sends or receives 16-bit data 0x89C1 (extended to 32-bit data is 0x000089C1). In the process of sending data, the upper 16-bit halfword (0x0000) needs to be written to the SPI\_DAT register first; once the valid data starts to be send, the next TE(SPI\_STS.TE) event will be generated. In the process of receiving data, once the device receives valid data, the RNE(SPI\_STS.RNE) event will be generated. In this way, there is more time between 2 reads and writes, which can prevent underflow or overflow from happening.

#### **PCM** standard



In the PCM standard, there are two frame structures, short frame and long frame. The user can select the frame structure by setting the SPI\_I2SCFG.PCMFSYNC bits. The WS signal indicates frame synchronization information. The WS signal for synchronizing long frames is 13 bits effective; the WS signal length for synchronizing short frames is 1 bit.

The standard data receiving and transmitting processing mode is the same as I<sup>2</sup>S Philips standard.






Figure 19-23 PCM Standard Waveform (16 Bits)





## 19.4.2 Clock Generator

In the master mode, the linear divider needs to be set correctly in order to obtain the desired audio frequency.



MCLK 8-bit Linear Divider Divider Divider +  $\Box$ by 2 by 4 reshaping CLK I2Sx CLK stage MCLKOEN LDIV[7:0] BITS

Figure 19-25 I<sup>2</sup>S Clock Generator Structure

*Note: the clock source of I<sup>2</sup>Sx CLK is HSI, HSE or PLL system clock that drives AHB clock.* 

The bit rate of I<sup>2</sup>S determines the data flow on the I<sup>2</sup>S data line and the frequency of the I<sup>2</sup>S clock signal.

### $I^2S$ bit rate = number of bits per channel × number of channels × audio sampling frequency


For a signal with left and right channels and 16-bit audio, the I<sup>2</sup>S bit rate is calculated as:

$$I^2S$$
 bit rate =  $16 \times 2 \times F_S$ 

If the packet length is 32 bits, there are:

$$I^2S$$
 bit rate =  $32 \times 2 \times F_S$ 

Figure 19-26 Audio Sampling Frequency Definition



The sampling signal frequency of the audio can be set by setting the SPI\_I2SPREDIV.ODD\_EVEN bit and the SPI\_I2SPREDIV.LDIV[7:0] bits. Audio can be sampled at 96kHz, 48kHz, 44.1kHz, 32kHz, 22.05kHz, 16kHz, 11.025kHz, or 8kHz (or any value within this range). Set the linear divider according to the following formula:

When MCLKOEN = 1 and CHBITS = 0, 
$$F_S = I^2 Sx \ CLK / [(16 \times 2) \times ((2 \times LDIV) + ODD\_EVEN) \times 8]$$
  
When MCLKOEN = 1 and CHBITS = 1,  $F_S = I^2 Sx \ CLK / [(32 \times 2) \times ((2 \times LDIV) + ODD\_EVEN) \times 4]$   
When MCLKOEN = 0 and CHBITS = 0,  $F_S = I^2 Sx \ CLK / [(16 \times 2) \times ((2 \times LDIV) + ODD\_EVEN)]$   
When MCLKOEN = 0 and CHBITS = 1,  $F_S = I^2 Sx \ CLK / [(32 \times 2) \times ((2 \times LDIV) + ODD\_EVEN)]$ 

The exact audio frequency can be obtained by referring to the clock configuration in the table below.



SYSCLK	I <sup>2</sup> S_LDIV		I <sup>2</sup> S_ODD_EVEN		MOLK	Target	Real F <sub>S</sub> (Hz)		Error	
(MHz)	16 bits	32 bits	16 bits	32 bits	MCLK	Fs(Hz)	16 bits	32 bits	16 bits	32 bits
72	11	6	1	0	without	96000	97826.09	93750	1.90%	2.34%
72	23	11	1	1	without	48000	47872.34	48913.04	0.27%	1.90%
72	25	13	1	0	without	44100	44117.65	43269.23	0.04%	1.88%
72	35	17	0	1	without	32000	32142.86	32142.86	0.44%	0.44%
72	51	25	0	1	without	22050	22058.82	22058.82	0.04%	0.04%
72	70	35	1	0	without	16000	15675.75	16071.43	0.27%	0.45%
72	102	51	0	0	without	11025	11029.41	11029.41	0.04%	0.04%
72	140	70	1	1	without	8000	8007.11	7978.72	0.09%	0.27%
72	2	2	0	0	yes	96000	70312.15	70312.15	26.76%	26.76%
72	3	3	0	0	yes	48000	46875	46875	2.34%	2.34%
72	3	3	0	0	yes	44100	46875	46875	6.29%	6.29%
72	4	4	1	1	yes	32000	31250	31250	2.34%	2.34%
72	6	6	1	1	yes	22050	21634.61	21634.61	1.88%	1.88%
72	9	9	0	0	yes	16000	15625	15625	2.34%	2.34%
72	13	13	0	0	yes	11025	10817.3	10817.3	1.88%	1.88%
72	17	17	1	1	yes	8000	8035.71	8035.71	0.45%	0.45%

Table 19-2 Use The Standard 8mhz HSE Clock To Get Accurate Audio Frequency.

### 19.4.3 I<sup>2</sup>S Transmission And Reception Sequence

#### I<sup>2</sup>S initialization sequences are as follow:

- 1. The user can set the SPI\_I2SPREDIV.LDIV [7:0] bits and SPI\_I2SPREDIV.ODD\_EVEN bit to configure the related prescaler and serial clock baud rate;
- 2. If the user needs the master device to provide the main clock MCLK to the external DAC/ADC audio device, set the SPI\_I2SPREDIV.MCLKOEN=1. (Calculate LDIV and ODD\_EVEN according to different clock outputs, see section 19.4.2).
- 3. The user can set the SPI\_I2SCFG.CLKPOL bit to define the polarity of the communication clock when idle; the user can set the SPI\_I2SCFG.MODSEL=1 to configure the device to be in I²S mode, and set SPI\_I2SCFG.MODCFG[1:0] bits to select the I²S master-slave mode and transmission direction (send or receive); set SPI\_I2SCFG.STDSEL[1:0] bits to select the corresponding I²S standard (under the PCM standard, set the SPI\_I2SCFG.PCMFSYNC bit to select the PCM frame synchronization mode); set SPI\_I2SCFG.TDATLEN [1:0] bits to select length of data to be transmitted, and select the number of data bits of per channel by set the SPI\_I2SCFG.CHBITS bit;
- 4. When user needs to enable interrupt or DMA, the configuration operation is the same as SPI;
- 5. Finally, set the SPI I2SCFG.I2SEN=1 to start I<sup>2</sup>S communication.

#### Sending sequence

#### Master mode

When I<sup>2</sup>S works in master mode, the CLK pin outputs the serial clock, the WS pin generates the channel selection signal, and sets the SPI I2SPREDIV.MCLKOEN bit to select whether to output the master clock (MCLK).

nsing.com.sg

**NSING** 

The transmitting process begins when data is written to the transmit buffer. When the data of the current channel is moved from the transmit buffer to the shift register in parallel, the flag bit TE(SPI\_STS.TE) is set to '1'. At this time, the data of the other channel should be written into SPI\_DAT. The channel corresponding to the current data to be transmitted is confirmed by the flag bit CHSIDE(SPI\_STS. CHSIDE). The value of CHSIDE(SPI\_STS. CHSIDE) is updated when TE(SPI\_STS.TE) is set to '1'. A complete data frame includes left and right channels, and only part of the data frame cannot be transmitted. When the flag bit TE(SPI\_STS.TE) is set to '1', if the SPI\_CTRL2.TEINTEN=1, an interrupt will be generated.

The operation of writing data depends on the selected I<sup>2</sup>S standard. See chapter 19.4.1 for details.

When the user wants to turn off the I<sup>2</sup>S function, wait for the TE flag(SPI\_STS.TE) bit to be 1 and the BUSY flag(SPI\_STS.BUSY) bit to be 0, and then clear the SPI\_I2SCFG.I2SEN bit to 0.

Slave mode

The transmittingprocess of the slave mode is similar to that of the master mode, the difference is as follows:

When I<sup>2</sup>S works in slave mode, there is no need to configure the clock, and the CLK pin and WS pin are connected to the corresponding pins of the master device. The transmitting process begins when an external master sends a clock signal, and when a WS signal requires data transmission. Only when the slave device is enabled and the data has been written to the I<sup>2</sup>S data register, the external master device can start communication.

When the first clock edge representing the next data transmission arrives, the new data has not been written into the SPI\_DAT register, an underflow occurs, and the SPI\_STS.UNDER flag bit is set to 1. If the SPI\_CTRL2.ERRINTEN bit is set to 1, an interrupt is generated to indicate that an error has occurred.

The SPI\_STS.CHSIDE flag indicates which channel the currently transmitted data corresponds to. Compared with the master mode transmittingprocess, in the slave mode, CHSIDE depends on the WS signal of the external master I<sup>2</sup>S device (WS signal is 1 means the left channel)

Receiving sequence

Master mode

Audio is always received in 16-bit packets. According to the configured data and channel length, the received audio data will need to be transferred to the receive buffer once or twice.

When the data is transferred from the shift register to the receive buffer, the SPI\_STS.RNE flag bit is set to 1, at this time, the data is ready and can be read from the SPI\_DAT register. If the SPI\_CTRL2.RNEINTEN bit is set to 1, an interrupt will be generated. Reading the SPI\_DAT register to clear the SPI\_STS.RNE flag. If the previously received data is not read, new data is received again, an overflow occurs, and the SPI\_STS.OVER flag is set to 1. If the SPI\_CTRL2.ERRINTEN bit is set to 1, an interrupt is generated to indicate that an error has occurred.

The channel corresponding to the currently transmitted data can be confirmed by the SPI\_STS.CHSIDE bit. When the SPI\_STS.RNE flag bit is set to 1, the SPI\_STS.CHSIDE value is updated.

The operation of reading data depends on the selected I<sup>2</sup>S standard. See Section 19.4.1 for details.

When I<sup>2</sup>S function is turned off, different audio standards, data length and channel length adopt different operation steps:

• Data length is 16 bits, channel length is 32 bits (SPI\_I2SCFG.TDATLEN = 00, SPI\_I2SCFG.CHBITS = 1), LSB alignment standard (SPI\_I2SCFG.STDSEL=10).



- 1. Wait for the penultimate RNE flag(SPI STS.RNE) bit to be set to' 1'.
- 2. Software delay, waiting for 17 I<sup>2</sup>S clock cycles.
- 3. Turn off I<sup>2</sup>S (SPI I2SCFG.I2SEN=0).
- The data length is 16 bits, the channel length is 32 bits (SPI\_I2SCFG.TDATLEN=00 and SPI\_I2SCFG.CHBITS=1), the MSB alignment standard (SPI\_I2SCFG.STDSEL=01), I<sup>2</sup>S Philips standard (SPI\_I2SCFG.STDSEL=01) or PCM standard (SPI\_I2SCFG.STDSEL=11)
  - 1. Wait for the last RNE flag(SPI STS.RNE) bit to be set to' 1'.
  - 2. Software delay, waiting for 1 I<sup>2</sup>S clock cycle.
  - 3. Turn off I<sup>2</sup>S (SPI I2SCFG.I2SEN=0).
- Other combinations of SPI\_I2SCFG.TDATLEN and SPI\_I2SCFG.CHBITS and any audio mode selected by SPI\_I2SCFG.STDSEL:
  - 1. Wait for the penultimate RNE flag(SPI STS.RNE) bit to be set to' 1'.
  - 2. Software delay, waiting for 1 I<sup>2</sup>S clock cycle.
  - 3. Turn off I<sup>2</sup>S (SPI\_I2SCFG.I2SEN=0).

#### Slave mode

The receiving process of the slave mode is similar to that of the master mode, with the following differences:

The CHSIDE flag(SPI\_STS.CHSIDE) indicates which channel corresponds to the currently transmitted data. Compared with the master mode receiving process, in the slave mode, SPI\_STS.CHSIDE depends on the WS signal of the external master device. When the I2S function is turned off, clear the SPI\_I2SCFG.I2SEN bit to 0 when the SPI\_STS.RNE flag is 1.

#### 19.4.4 Status Flag

There are the following 4 flag bits in the SPI STS register for monitoring the status of the I<sup>2</sup>S bus.

### TX buffer empty flag (TE)

When the send buffer is empty, this flag is set to 1, indicating that new data can be written into the SPI\_DAT register. When the send buffer is not empty, this flag is cleared to 0.

#### RX buffer not empty flag (RNE)

When the receive buffer is not empty, this flag is set to 1, indicating that valid data has been received into the receive buffer. When reading the SPI\_DAT register, this flag is set to 0.

#### **BUSY flag (BUSY)**

When the transfer starts, the BUSY flag(SPI\_STS.BUSY) is set to 1, and when the transfer ends, the BUSY flag(SPI\_STS.BUSY) is set to 0 by hardware (software operation is invalid).

In master receiving mode (SPI\_I2SCFG.MODCFG=11), the BUSY flag(SPI\_STS.BUSY) is set to 0 during receiving. When the I<sup>2</sup>S module is turned off or the transmission is completed, this flag is set to 0.

In the slave continuous communication mode, between each data item transmission, the BUSY flag(SPI\_STS.BUSY) goes low in 1 I<sup>2</sup>S clock cycle. Therefore, do not use the BUSY flag(SPI\_STS.BUSY) to handle the sending and



receiving of each data item.

### **Channel Side flag (CHSIDE)**

The CHSIDE(SPI\_STS.CHSIDE) bit is used to indicate the channel where the data currently sent and received is located. Under the PCM standard, this flag has no meaning.

In send mode, the flag is updated when the TE flag(SPI\_STS.TE) is set; in receive mode, the flag is updated when the RNE flag(SPI\_STS.RNE) is set. In the process of sending and receiving, if an overflow (SPI\_STS.OVER) or underflow (SPI\_STS.UNDER) error occurs, this flag is meaningless, and the I<sup>2</sup>S needs to be turned off and then turned on again.

#### 19.4.5 Error Flag

The SPI STS register has 2 error flag bits.

#### Overflow flag (OVER)

When the RNE flag(SPI\_STS.RNE) is set to 1, but there is still data sent to the receive buffer, an overflow error will occur. At this time, the OVER flag(SPI\_STS.OVER) is set to 1. An interrupt will be generated if the user enables the corresponding interrupt. All data received after this time will be lost, and the SPI\_DAT register only retains the previously unread data.Reading the SPI\_DAT register and the SPI\_STS register in turn to clear the SPI\_STS.OVER bit.

#### **Underflow flag (UNDER)**

In slave send mode, when the first clock edge of sending data arrives, if the send buffer is still empty, the UNDER flag(SPI STS.UNDER) is set to 1. An interrupt will be generated if the user enables the corresponding interrupt.

Reading the SPI\_STS register to clears the SPI\_STS.UNDER bit.

### 19.4.6 I<sup>2</sup>S Interrupt

The following table lists all I<sup>2</sup>S interrupts.

Table 19-3 I2S Interrupt Request

Interrupt Event	Event Flag Bit	Enable Control Bit			
Send buffer empty flag	TE	TEINTEN			
Receive buffer non empty flag	RNE	RNEINTEN			
Underflow flag bit	UNDER	EDDINITENI			
Overflow flag bit	OVER	ERRINTEN			

#### 19.4.7 DMA Function

Working in I<sup>2</sup>S mode, it does not need data transmission protection function, so it does not need to support CRC, other DMA functions are the same as SPI mode.



# 19.5 SPI And I<sup>2</sup>S Register Description

### 19.5.1 SPI Register Overview

### **Table 19-4 SPI Register Overview**

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	1/	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	SPI_CTRL1		Reserved					BIDIRMODE	BIDIROEN	CRCEN	CRCNEXT	DATFF	RONLY	SSMEN	SSEL	LSBFF	SPIEN	Е	BR[2:0	]	MSEL	CLKPOL	CLKPHA										
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
004h	SPI_CTRL2	Reserved											TEINTEN	RNEINTEN	ERRINTEN	Document	Nesei ved	SSOEN	TDMAEN	RDMAEN													
	Reset Value																									0	0	0			0	0	0
008h	SPI_STS												Re	eserved												BUSY	OVER	MODERR	CRCERR	UNDER	CHSIDE	TE	RNE
	Reset Value													0	0	0	0	0	0	1	0												
00Ch	SPI_DAT								DAT[1					[15:0]																			
oocn	Reset Value								Rese	rvec	1							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	SPI_CRCPOLY								Rese							CRCPOLY[15:0]																	
010h	Reset Value								Rese	rvec	1							0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
014h	SPI_CRCRDAT		CRCRDAT[15:0] Reserved																														
01411	Reset Value								Rese	ivec	1							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
018h	SPI_CRCTDAT								Rese		,								CRCTDAT[15:0]														
01811	Reset Value								Rese	rvec	1							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01Ch	SPI_I2SCFG	Reserved									MODSEL	IZSEN	MOD [1:		PCMFSYNC	Reserved	STD [1		CLKPOL	TDAT [1:		CHBITS											
	Reset Value																					0	0	0	0	0	_	0	0	0	0	0	0
020h	SPI_I2SPREDIV	V Reserved Reserved					ODD_EVEN				LDIV	[7:0]																					
	Reset Value																							0	0	0	0	0	0	0	0	1	0

# 19.5.2 SPI Control Register 1 (SPI\_CTRL1) (Not Used In I<sup>2</sup>S Mode)

Address: 0x00

15	14	13	12	11	10	9	8	7	6	5		3	2	1	0
BIDIR MODE	BIDIR OEN	CRCEN	CRC NEXT	DATFF	RONLY	SSMEN	SSEL	LSBFF	SPIEN		BR[2:0]		MSEL	CLKPOL	CLKPHA
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw		rw	rw	rw

Bit Field	Name	Description
15	BIDIRMODE	Bidirectional data mode enable
		0: Select the "two-wire one-way" mode.
		1: Select the "one-wire bidirectional " mode.
		Note: not used in I <sup>2</sup> S mode.
14	BIDIROEN	Output enable in bidirectional mode



Bit Field	Name	Description
		0: Output disable (receive-only mode).
		1: Output enabled (send-only mode).
		In master mode, the "one-wire" data line is the MOSI pin, and in slave mode, the "one-wire"
		data line is the MISO pin.
		Note: not used in $I^2S$ mode.
13	CRCEN	Hardware CRC check enable
		0: Disable CRC calculation.
		1: Enable CRC calculation.
		Note: this bit can only be written when SPI is disabled (SPI_CTRL1.SPIEN=0), otherwise an
		error will occur.
		This bit can only be used in full duplex mode.
		Note: not used in $I^2S$ mode.
12	CRCNEXT	Send CRC next
		0: The next sent value comes from the send buffer.
		1: The next send value comes from the CRC register.
		Note: this bit should be set immediately after the last data is written in SPI_DAT register.
		Note: not used in $I^2S$ mode.
11	DATFF	Data frame format
		0: 8-bit data frame format is used for sending/receiving.
		1: 16-bit data frame format is used for sending/receiving.
		Note: this bit can only be written when SPI is disabled (SPI_CTRL1.SPIEN=0), otherwise an
		error will occur.
		Note: not used in $I^2S$ mode.
10	RONLY	Only receive mode
		This bit, together with the SPI_CTRL1.BIDIRMODE bit, determines the transfer direction in
		two-wire one-way mode. In the application scenario of multiple slave devices, this bit is only set
		to 1 by the accessed slave device, and only the accessed slave device can output, so as to avoid
		data line conflicts.
		0: Full duplex (sending mode and receiving mode).
		1: Disable output (receive-only mode).
		Note: not used in $I^2S$ mode.
9	SSMEN	Software slave device management
		When the SPI_CTRL1.SSMEN bit is set to 1, the NSS pin level is determined by the value of
		the SPI_CTRL1.SSEL bit.
		0: Disable software slave device management.
		1: Enable software slave device management.
		Note: not used in $I^2S$ mode.
8	SSEL	Internal slave device selection
		This bit only has meaning when the SPI_CTRL1.SSMEN bit is set. It determines the NSS level,
		and I/O operations on the NSS pin have no effect.
		Note: not used in $I^2S$ mode.




Bit Field	Name	Description
7	LSBFF	Frame format
		0: Send MSB first.
		1: Send LSB first.
		Note: this bit cannot be changed during communication.
		Note: not used in $I^2S$ mode.
6	SPIEN	SPI enable
		0: Disable SPI device.
		1: Enable the SPI device.
		Note: not used in $I^2S$ mode.
		Note: when turning off the SPI device, please follow paragraph 19.3.4 Section's procedure
		operation.
5:3	BR[2:0]	Baud rate control
		000: fPCLK/2
		001: fPCLK/4
		010: fPCLK/8
		011: fPCLK/16
		100: fPCLK/32
		101: fPCLK/64
		110: fPCLK/128
		111: fPCLK/256
		Note: this bit cannot be changed during communication.
		Note: not used in $I^2S$ mode.
2	MSEL	Master device selection
		0: Configure as the slave device.
		1: Configure as the master device.
		Note: this bit cannot be changed during communication.
		Note: not used in $I^2S$ mode.
1	CLKPOL	Clock polarity
		0: In idle state, SCLK remains low.
		1: In idle state, SCLK remains high.
		Note: this bit cannot be changed during communication.
		Note: not used in I <sup>2</sup> S mode.
0	CLKPHA	Clock phase
		0: Data is sampled on the first clock edge.
		1: Data is sampled on the second clock edge.
		Note: this bit cannot be changed during communication.
		Note: not used in I <sup>2</sup> S mode.

# 19.5.3 SPI Control Register 2 (SPI\_CTRL2)

Address: 0x04






Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained.
7	TEINTEN	Send buffer empty interrupt enable
		0: Disable TE interrupt.
		1: Enable TE interrupt, and interrupt request is generated when TE flag(SPI_STS.TE) is set to
		'1'.
6	RNEINTEN	Receive buffer non-empty interrupt enable
		0: Disable RNE interrupt.
		1: Enable RNE interrupt, and generate interrupt request when RNE flag(SPI_STS.RNE) is set to
		·1'.
5	ERRINTEN	Error interrupt enable
		When an error (SPI_STS.CRCERR, SPI_STS.OVER, SPI_STS.UNDER, SPI_STS.MODERR)
		is generated, this bit controls whether an interrupt is generated
		0: Disable error interrupt.
		1: Enable error interrupt.
4:3	Reserved	Reserved, the reset value must be maintained.
2	SSOEN	NSS output enable
		0: Disable NSS output in master mode, the device can work in multi-master mode.
		1: When the device is turned on, enable NSS output in the master mode, the device cannot work
		in the multi-master device mode.
		Note: not used in $I^2S$ mode.
1	TDMAEN	Send buffer DMA enable
		When this bit is set, a DMA request is issued as soon as the TE flag(SPI_STS.TE) is set
		0: Disable send buffer DMA.
		1: Enable send buffer DMA.
0	RDMAEN	Receive buffer DMA enable
		When this bit is set, a DMA request is issued as soon as the RNE flag(SPI_STS.RNE) is set
		0: Disable receive buffer DMA.
		1: Enable receive buffer DMA.

### 19.5.4 SPI Status Register (SPI\_STS)

Address: 0x08



Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description
7	BUSY	Busy flag
		0: SPI is not busy.
		1: SPI is busy communicating or the send buffer is not empty.
		This bit is set or reset by hardware.
		Note: special attention should be paid to the use of this sign, see Section 19.3.3 and Section
		19.3.4 for details
6	OVER	Overflow flag
		0: No overflow error.
		1: An overflow error occurred.
		Note: this bit is set by hardware and cleared according to the sequence of software operations.
		For more information about software sequences, refer to 19.3.7 for details.
5	MODERR	Mode error
		0: No mode error.
		1: A mode error occurred.
		Note: this bit is set by hardware and cleared according to the sequence of software operations.
		For more information about software sequences, refer to 19.3.7 for details.
		Note: not used in $I^2S$ mode.
4	CRCERR	CRC error flag
		0: The received CRC value matches the value the SPI_CRCRDAT register value.
		1: The received CRC value does not match the SPI_CRCRDAT register value.
		Note: this bit is set by hardware and cleared by software by writing 0.
		Note: not used in $I^2S$ mode.
3	UNDER	Underflow flag
		0: No underflow occurred.
		1: Underflow occurred.
		Note: this bit is set by hardware and cleared according to the sequence of software operations.
		For more information about software sequences, refer to 19.4.5 for details.
		Note: not used in SPI mode.
2	CHSIDE	Channel
		0: The left channel needs to be sent or received.
		1: The right channel needs to be sent or received.
		Note: not used in SPI mode. No meaning in PCM mode.
1	TE	The send buffer is empty
		0: The send buffer is not empty.
		1: The send buffer is empty.
0	RNE	Receive buffer is not empty
		0: The receive buffer is empty.
		1: The receive buffer is not empty.

# 19.5.5 SPI Data Register (SPI\_DAT)

Address: 0x0C






Bit Field	Name	Description
15:0	DAT[15:0]	Data register
		Data to be sent or received
		The data register corresponds to two buffers: one for write (send buffer); The other is for read
		(receive buffer). Write operation writes data to send buffer; The read operation will return the
		data in the receive buffer.
		Note on SPI mode: According to the selection of the data frame format by the
		SPI_CTRL1.DATFF bit, the data sending and receiving can be 8-bit or 16-bit. To ensure correct
		operation, the data frame format needs to be determined before enabling the SPI.
		For 8-bit data, the buffer is 8-bit, and only SPI_DAT[7:0] is used when sending and receiving.
		When receiving, SPI_DAT[15:8] is forced to 0.
		For 16-bit data, the buffer is 16-bit, and the entire data register is used when sending and
		receiving, that is, SPI_DAT[15:0].

### 19.5.6 SPI CRC Polynomial Register (SPI\_CRCPOLY) (Not Used In I<sup>2</sup>S Mode)

Address: 0x10


Reset value: 0x0007



Bit Field	Name	Description
15:0	CRCPOLY [15:0]	CRC polynomial register
		This register contains the polynomial used for the CRC calculation.
		The reset value is $0x0007$ , other values can be set according to the application.
		Note: not used in I <sup>2</sup> s mode.

# 19.5.7 SPI RX CRC Register (SPI\_CRCRDAT) (Not Used In I<sup>2</sup>S Mode)

Address offset: 0x14





15:0	CRCRDAT	Receive CRC register
		When CRC calculation is enabled, CRCRDAT[15:0] will contain the calculated CRC value of
		subsequent received bytes. This register is reset when '1' is written to the SPI_CTRL1.CRCEN
		bit. The CRC calculation uses the polynomial in SPI_CRCPOLY.
		When the data frame format is set to 8 bits, only the lower 8 bits participate in the calculation
		and follow the CRC8 standard; when the data frame format is 16 bits, all 16 bits in the register
		participate in the calculation and follow the CRC16 standard.
		Note: reading this register when the BUSY flag(SPI_STS.BUSY) is '1' may read incorrect values.
		Note: not used in $I^2s$ mode.

### 19.5.8 SPI TX CRC Register (SPI\_CRCTDAT)


Address offset: 0x18 Reset value: 0x0000



Bit Field	Name	Description
15:0	CRCTDAT	Send CRC register
		When CRC calculation is enabled, CRCTDAT[15:0] contains the CRC value calculated by the
		bytes sent subsequently. This register is reset when '1' is written to the SPI_CTRL1.CRCEN bit.
		The CRC calculation uses the polynomial in SPI_CRCPOLY.
		When the data frame format is set to 8 bits, only the lower 8 bits participate in the calculation
		and follow the CRC8 standard; when the data frame format is 16 bits, all 16 bits in the register
		participate in the calculation and follow the CRC16 standard.
		Note: reading this register when the BUSY flag(SPI_STS.BUSY) is '1' may read incorrect values.
		Note: not used in I <sup>2</sup> s mode.

### 19.5.9 SPI\_ I<sup>2</sup>S Configuration Register (SPI\_I2SCFG)

Address offset: 0x1c Reset value: 0x0000



Bit Field	Name	Description
15:12	Reserved	Reserved, the reset value must be maintained.
11	MODSEL	I <sup>2</sup> S mode selection
		0: Select SPI mode.
		1: Select I <sup>2</sup> S mode.
		Note: this bit can only be set when SPI or I <sup>2</sup> S is turned off.



Bit Field	Name	Description
10	I <sup>2</sup> SEN	I <sup>2</sup> S enable
		0: Disable I <sup>2</sup> S.
		1: Enable I <sup>2</sup> S.
		Note: not used in SPI mode.
9:8	MODCFG	I <sup>2</sup> S mode setting
		00: Slave device sends.
		01: Slave device receives.
		10: Master device sends.
		11: Master device receives.
		Note: this bit can only be set when I <sup>2</sup> S is turned off.
		Note: not used in SPI mode.
7	PCMFSYNC	PCM frame synchronization
		0: Short frame synchronization.
		1: Long frame synchronization.
		Note: this bit is only meaningful when SPI_I2SCFG.STDSEL = 11 (used by the PCM standard).
		Note: not used in SPI mode.
6	Reserved	Reserved, the reset value must be maintained.
5:4	STDSEL	Selection of I <sup>2</sup> S standard
		00: I <sup>2</sup> S Philips standard.
		01: High byte alignment standard (left alignment).
		10: Low byte alignment standard (right alignment).
		11: PCM standard.
		See for details of I <sup>2</sup> S standard on section 19.4.1.
		Note: for correct operation, this bit can only be set when $I^2S$ is turned off.
		Not used in SPI mode.
3	CLKPOL	Static clock polarity
		0: I <sup>2</sup> S clock static state is low level.
		1: I <sup>2</sup> S clock static state is high level.
		Note: for correct operation, this bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.
2:1	TDATLEN	Length of data to be transmitted
		00: 16-bit data length.
		01: 24-bit data length;
		10: 32-bit data length;
		11: Not allowed.
		Note: for correct operation, this bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.
0	CHBITS	Channel length (number of data bits per audio channel)
		0: 16 bits wide;
		1: 32 bits wide.
		Writing to this bit is meaningful only when SPI_I2SCFG.TDATLEN = 00, otherwise the
		channel length is fixed to 32 bits by hardware.



Bit Field	Name	Description
		Note: for correct operation, this bit can only be set when I <sup>2</sup> S is turned off.
		Note: not used in SPI mode.

# 19.5.10 SPI\_I<sup>2</sup>S Prescaler Register (SPI\_I2SPREDIV)

Address: 0x20



Bit Field	Name	Description
15:10	Reserved	Reserved, the reset value must be maintained.
9	MCLKOEN	Master clock output enable
		0: Disable master clock output.
		1: Enable master clock output.
		Note: for correct operation, this bit can only be set when I <sup>2</sup> S is turned off.
		Note: not used in SPI mode.
8	ODD _EVEN	Coefficient prescaler
		0: actual frequency division coefficient = LDIV $\times 2$ .
		1: actual frequency division coefficient = $(LDIV \times 2)+1$ .
		See Section 19.4.2 for details.
		Note: for correct operation, this bit can only be set when $I^2S$ is turned off. Use this bit only in $I^2S$
		master mode.
		Not used in SPI mode.
7:0	LDIV	I <sup>2</sup> S linear prescaler
		Setting LDIV [7:0] = 0 or LDIV [7:0] = 1 is prohibited.
		See Section 19.4.2 for details.
		Note: for correct operation, this bit can only be set when $I^2S$ is turned off. Use this bit only in $I^2S$
		master mode.
		Not used in SPI mode.



## 20 Real-time Clock (RTC)

### 20.1 Introduction

- The real-time clock (RTC) is an independent BCD timer/counter.
- Daylight saving time compensation supported by software.
- A periodic automatic programmable wakeup timer.
- Two 32-bit registers contain the seconds, minutes, hours, day (day of week), date (day of month), month, and year.
- Independent 32-bit register contain sub-seconds value.
- Two programmable alarms.
- Two 32-bit registers contain two programmable alarms seconds, minutes, hours, day (day of week), and date (day of month).
- Two 32-bit registers contain two programmable alarms sub-seconds.
- Digital calibration function.
- Reference clock detection: a more precise external source clock (50 or 60 Hz) can be used to improve the calendar precision.
- Three tamper detection events with configurable filter and internal pull-up.
- Time-Stamp function.
- 20 backup registers which can keep data under low power mode.
- Multiple Wakeup sources of Interrupt/Event. These include Alarm A, Alarm B, Wakeup Timer, Time-Stamp, Tamper.
- After RTC is enabled by the RCC register and voltage remains in the operating range, RTC will not stop timing in any mode (include RUN mode, SLEEP mode, STOP0 mode, STOP2 mode and STANDBY mode).
- RTC provides a variety of ways to wakeup from all low-power modes (RUN mode, SLEEP mode, STOP0 mode, STOP2 mode and STANDBY mode).



### 20.1.1 Main Feature

**Table 20-1 RTC Feature Support** 

Main Function	Description
CI I	RTC clock can be selected from LSI, LSE and HSE, which are 40KHz, 32.768KHz and HSE / 128
Clock	respectively
Reset	The APB interface is reset by the system. Some register reset from RTC module is synchronized with APB reset.  Following Registers to be cleared by System Resets only  RTC_SUBS  RTC_TSH  RTC_DATA  RTC_INITSTS(few bits)  RTC core area reset is reset by backup area.  Used to Reset the RTC logic as well as few registers the content to be retained during Low-Power modes. These include  RTC_CTRL  RTC_PRE  RTC_CALIB
	<ul> <li>RTC_SCTRL</li> <li>RTC_TSSS, RTC_TST and RTC_TSD</li> <li>RTC_TMPCFG</li> <li>RTC_WKUPT</li> <li>RTC_ALRMASS/RTC_ALRMA</li> <li>RTC_ALRMBSS/RTC_ALRMB</li> <li>RTC_OPT</li> <li>RTC_BKP(1~20)</li> </ul>
Calendar	Calendar consists of sub second, second, minute, hour (12 or 24 format), day (day of the week), date, month and year. These data are stored in the shadow register of APB module.
Wakeup Timer	Output "RTC_OUT" can be configured to send wakeup events to GPIO. At the same time, it also can be configured as an interrupt/event to wake up the system from SLEEP, STOP0 ,STOP2 and STANDBY modes.
Alarm	Programmable alarm clock and interrupt function. The alarm can be triggered by any combination of the calendar fields. When the alarm event occurs the alarm flag can be sent to GPIO through "RTC_OUT", and it also can be used to wake up the CPU or exit from the low power status such as SLEEP, STOP0, STOP2 and STANDBY modes.
Tamper	3 Tamper detection logic are a source of system Wakeup should a Tamper event happen on one of the input lines. The Tamper event also causes an erase of Back up registers when enabled. It is also a source of hardware trigger to LP Timer.
Timestamp	Time-stamp function for GPIO event saving. It is a source to Wakeup system from low power modes. Alternatively a tamper event could be a source of Time-stamp event.




Main Function	Description
	Alarm A/Alarm B interrupt/event
T. A. C. A.	Wakeup interrupt/event
Interrupts/events	Timestamp interrupt/event
	Tamper interrupt/event
Backup registers	20 backup registers

### **20.2 RTC Function Description**

### 20.2.1 RTC Block Diagram

Figure 20-1 Rtc Block Diagram



RTC includes the following functions:

- Alarm A and Alarm B event/interrupt
- Timestamp event/interrupt
- Tamper event/interrupt



- 20 32-bit backup registers
- RTC output functions
  - 256 Hz or 1Hz clock output (LSE frequency is 32.768 kHz).
  - Alarm clock output (polarity configurable), Alarm A and Alarm B are optional.
  - Auto wakeup output (polarity configurable).
- RTC input functions:
  - Timestamp event detection
  - 50 or 60Hz reference clock input
  - Tamper event detection
- Control PC13 by configuring output register:
  - Set RTC OPT.TYPE bit to configure open-drain/push-pull output of PC13

### **20.2.2 GPIOs of RTC**

Timestamp input come from IOM (mapped to PC13) or EXTI module, if EXTI module is needed to start, please refer to the timestamp trigger source selection register (EXTI TS SEL) for details.

RTC\_OUT (Alarm, Wakeup event or calibration output (256Hz or 1Hz)) is mapped to PC13. Regardless of the PC13 GPIO configuration, the PC13 pin configuration is controlled by the RTC as an output.

PC13 can be used as RTC TAMPER1 tamper detection pin, PA0 can be used as RTC TAMPER2 tamper detection pin, and PA8 can be used as RTC TAMPER3 tamper detection pin.

PA10 or PB15 can be used as RTC REFCLKIN reference clock input pin.

#### 20.2.3 RTC Register Write Protection

PWR\_CTRL.DBKP bit (see the Power Control section) is cleared in default, so PWR\_CTRL.DBKP bit must set to '1' to enable write access to the RTC register. Once the backup domain is reset, all write protection RTC registers are write protected. All write protection RTC registers require the following steps to unlock write protection:

- Write '0xCA' into RTC WRP register.
- Write '0x53' into RTC WRP register.

After unlocking these registers, it cannot be write protected unless the RTC is soft reset or power cycled. The unlocking mechanism only checks the write operation to the RTC\_WRP register. During or before and after the unlocking process, the write operation to other registers does not affect the unlocking result.

#### 20.2.4 RTC Clock and Prescaler

RTC clock source:

- LSE clock
- LSI clock
- HSE/128 clock



For the purpose of reduction of power consumption, the prescaler is divided into 2 programmable prescalers, they are asynchronous prescaler and synchronous prescaler. If both prescaler are used, it is recommended that the value of the asynchronous divider be as large as possible.

- A 7-bit asynchronous prescaler which is given by RTC\_PRE.DIVA[6:0] bits
- A 15-bit synchronous prescaler which is given by RTC PRE.DIVS[14:0] bits

The formula for  $f_{ck\_apre}$  and  $f_{ck\_spre}$  are given below:

$$f_{\text{ck\_apre}} = \frac{f_{RTCCLK}}{RTC\_PRE.DIVA[6:0]+1}$$

$$f_{\text{ck\_spre}} = \frac{f_{RTCCLK}}{(RTC\_PRE.DIVS[14:0]+1)*(RTC\_PRE.DIVA[6:0]+1)}$$

The ck\_apre clock is used to driven RTC\_SUBS sub-second down counter. When it reaches 0, reload RTC\_SUBS is reloaded with the value of RTC\_PRE.DIVS[14:0].

#### 20.2.5 RTC Calendar

There are three shadow registers, they are RTC\_DATE, RTC\_TSH and RTC\_SUBS. The RTC time and date registers can be accessed through the shadow registers. It is also possible to access them directly to avoid the synchronization waiting time. The three shadow registers are as follow:

- RTC DATE: set and read date
- RTC TSH: set and read time
- RTC SUBS: read sub-second

After every two RTCCLK cycles, the current calendar value is copied to the shadow registers, and RTC\_INITSTS.RSYF bit is set to 1. This process is not performed in low power (STOP & STANDBY) modes. While exiting these modes, the shadow registers update the values after 2 RTCCLK cycles.

By default, when user try to access the calendar register, it accesses the contents of the shadow registers instead. User can access the calendar register directly by setting the RTC CTRL.BYPS bit.

When RTC\_CTRL.BYPS=0, calendar values are from shadow registers, when reading RTC\_SUBS, RTC\_TSH or RTC\_DATE register, it is necessary to make ensure the frequency of APB1 clock (f<sub>APB1</sub>) is at least 7 times the frequency of RTC clock (f<sub>RTCCLK</sub>), and APB1 clock frequency lower than RTC clock frequency is not allowed in any case. System reset will reset shadow registers.

### 20.2.6 Calendar Initialization And Configuration

The value of prescaler and calendar can be initialized by the following steps:

- Enter initialization mode by setting "1" to RTC\_INITSTS.INITM bit, then wait for RTC\_INITSTS.INITF flag to be set 1.
- Set RTC PRE.DIVS[14:0] and RTC PRE.DIVA[6:0] value.
- Write the initial calendar values include time and date into the shadow registers (RTC\_TSH and RTC\_DATE) and configure the time format (12 or 24 hours) by the RTC\_CTRL.HFMT bit.
- Exit initialization mode by clearing the RTC INITSTS.INITM bit.



The values of calendar counter will automatically loaded from shadow registers after 4 RTCCLK clock cycles, then the calendar counter restarts.

Note: before entering the RTC initialization mode, ensure that the value of RTC\_SUBS.SS[15:0] is not less than 2, and read RTC DATE register once.

#### 20.2.7 Calendar Reading

1. Reading calendar value when RTC CTRL.BYPS=0

Calendar value is read from shadow registers if RTC\_CTRL.BYPS=0. In order to read RTC calendar registers (RTC\_SUBS, RTC\_TSH and RTC\_DATE) correctly, APB1 clock frequency must be set equal to or greater than 7 times of RTC clock frequency. In any case, APB1 clock frequency must not be less than RTC clock frequency.

If APB1 clock frequency is not equal to or greater than 7 times of RTC clock frequency, refer to the following process to read calendar value.

- Read the data of RTC SUBS, RTC TSH and RTC DATE twice.
- Compare the data read twice, if they are equal, the read data can be considered correct; if they are not equal, read the data for the third time.
- The third time read data can be considered correctly.

Shadow registers (RTC\_SUBS, RTC\_TSH and RTC\_DATE) are updated every two RTCCLK cycles. If user want to read calendar value in a short time(less than two RTCCLK cycles), RTC\_INITSTS.RSYF bit must be cleared by software after the first time read.

In some cases, it is necessary to wait until RTC INITSTS.RSYF bit is set 1 before read calendar value.

- After waking up from the low power modes (STANDBY mode), clear RTC\_INITSTS.RSYF bit, then wait RTC\_INITSTS.RSYF bit is set again.
- System reset.
- Calendar complete initialization.
- Calendar complete synchronization.
- 2. Reading calendar value when RTC CTRL.BYPS=1

Reading the calendar value directly from the calendar counter if RTC\_CTRL.BYPS=1. The advantage of this configuration is that read calendar value without delay after wakeup from the low power mode, the disadvantage is that these data of RTC SUBS, RTC TSH and RTC DATE may not be at a time.

To ensure the correctness of read calendar value, it is necessary to read RTC\_SUBS, RTC\_TSH and RTC\_DATE twice, then compare the data read twice, if they are equal, the read data can be considered correct;

Note: after read RTC\_SUBS or RTC\_TSH register, it needs to read RTC\_DATE register once.

#### 20.2.8 Calibration Clock Output

When RTC\_CTRL.COEN set to 1, PC13 pin will output calibration clock. If RTC\_CTRL.CALOSEL=0 and RTC\_PRE.DIVA[6:0] = 0x7F, the RTC\_CALIB frequency is  $f_{RTCCLK}/RTC_PRE.DIVA[6:0]$ . This is equivalent to a calibration output of 256 Hz when the RTCCLK frequency is 32.768 kHz. The rising edge is recommended for there is slight jitter on the falling edge.



When RTC\_CTRL.CALOSEL=1 and "RTC\_PRE.DIVS[14:0]+1" is a non-zero integer multiple of 256, the RTC\_CALIB frequency is given by the formula  $f_{RTCCLK}/(256 * (DIVA+1))$ . This is equivalent to 1Hz calibration output when the RTCCLK frequency is 32.768 kHz and RTC\_PRE.DIVA[6:0] = 0x7F.

Note: when the RTC\_CALIB or RTC\_ALARM output is selected, the RTC\_OUT pin (PC13) is automatically configured as output.

### 20.2.9 Programmable Alarms

RTC has 2 programmable alarms: Alarm A and Alarm B.

RTC alarm can be enabled or disabled by RTC\_CTRL.ALxEN bit. If the alarm value match the calendar values, the RTC\_INITSTS.ALxF flag will be set to 1. Each calendar field can be selected to trigger alarm interrupt if RTC CTRL.ALxIEN bit is enabled.

Alarm output: Alarm A or Alarm B can be mapped to RTC\_ALxRM output when RTC\_CTRL.OUTSEL[1:0] is selected, and output polarity can be configured by RTC\_CTRL.OPOL bit.

Note: if the seconds field is selected (RTC\_ALARMx.MASK1 bit reset), RTC\_PRE.DIVS[14:0] must be larger than 3 to ensure correct operation.

#### 20.2.10 Alarm Configuration

Alarm A and Alarm B should be configured in the following below:

- Disable Alarm A/Alarm B by clearing RTC CTRL.ALAEN/RTC CTRL.ALBEN bit.
- Configure the Alarm x registers (RTC ALRMxSS/RTC ALARMx)
- Enable Alarm A/Alarm B interrupt by set RTC\_CTRL.ALAIEN/RTC\_CTRL.ALBIEN bit(this step can be selected as needed)
- Enable Alarm A/Alarm B by setting RTC\_CTRL.ALAEN/ RTC\_CTRL.ALBEN bit.

#### 20.2.11 Alarm Output

When RTC\_CTRL.OUTSEL[1:0] !=0, RTC\_ALARM alternate function output is enable. There are Alarm A output, Alarm B output and Wakeup output to choose by the value of RTC\_CTRL.OUTSEL[1:0] bits.

RTC CTRL.OPOL bit control the polarity of the Alarm A, Alarm B or Wakeup output.

RTC OPT.TYPE bit control the RTC ALARM pin to output open drain or output pull-up.

When RTC\_CALIB or RTC\_ALARM output is selected, the RTC\_OUT pin (PC13) is automatically configured as output.

#### 20.2.12 Periodic Automatic Wakeup

A 16-bit programmable auto-load down counter can generate periodic wakeup flag. It is also can be extend the range of wakeup timer to 17 bits. Periodic automatic wakeup can be enabled by setting RTC\_CTRL.WTEN.

There are two wake-up input clock sources can be selected:

• RTC clock (RTCCLK) divided by 2/4/8/16.

Assume RTCCLK comes from LSE (32.768KHz), wake-up interrupt period can be configured range from 122us



to 32s under the resolution down to 61us.

• Internal clock ck spre.

Assume ck\_spre frequency is 1Hz, the available wake-up time range from 2s to 36h, and the resolution is 1 second.

- When RTC CTRL.WKUPSEL [2:0] = 10x, the period is range from 2s to 18h.
- When RTC CTRL.WKUPSEL [2:0] = 11x, the period is range from 18h to 36h.

After RTC\_CTRL.WTEN bit is set to 1, the down counter is running. And when it reaches 0, RTC\_INITSTS.WTF will be set and the device can exit from low power modes when the periodic wakeup interrupt is enabled by setting the RTC\_CTRL.WTIEN bit.

Periodic wakeup output: periodic wakeup can be mapped to RTC\_ALxRM output when RTC\_CTRL.OUTSEL[1:0] is selected, the RTC\_OUT pin(PC13) is automatically configured as output, and output polarity can be configured by RTC\_CTRL.OPOL bit.

### 20.2.13 Wakeup Timer Configuration

The wakeup timer auto-reload value should be configured in the following below:

- Disable wakeup timer by clearing RTC\_CTRL.WTEN bit, then wait for RTC\_INITSTS.WTWF flag to be set 1.
- Select wake up timer clock by set RTC CTRL.WKUPSEL[2:0] bits.
- Configure the wake-up automatic reload value by set RTC WKUPT.WKUPT[15:0] bits.
- Enable Wakeup interrupt by set RTC CTRL.WTIEN bit(this step can be selected as needed)
- Enable wakeup timer by setting RTC CTRL.WTEN bit

#### 20.2.14 Timestamp Function

Timestamp can be enabled by setting RTC\_CTRL.TSEN bit to 1. When a timestamp event is detected on the RTC\_TS pin, the calendar values of the event will be stored in the timestamp register (RTC\_TSSS, RTC\_TST, RTC\_TSD), and RTC\_INITSTS.TISF is set to 1. Timestamp event can generate an interrupt if RTC\_CTRL.TSIEN is set to 1. If a new timestamp event is detected when RTC\_INITSTS.TISF has been set to 1 already, the hardware sets RTC\_INITSTS.TISOVF flag to 1, and the timestamp registers (RTC\_TST and RTC\_TSD) will continue to hold the value of the previous event, which means timestamp registers(RTC\_TST and RTC\_TSD) data will not change when RTC\_INITSTS.TISF=1.

After the timestamp event caused by the synchronization process occurs again, RTC\_INITSTS.TISF is set to 1 in 2 RTC\_CLK cycles. There is no delay in the generation of RTC\_INITSTS.TISOVF. This means that if two timestamp events are very close, this can cause RTC\_INITSTS.TISOVF to be "1" and RTC\_INITSTS.TISF to be "0". Therefore, after detecting that RTC\_INITSTS.TISF is "1", then detect RTC\_INITSTS.TISOVF bit.

Tamper event can trigger timestamp event when RTC TMPCFG.TPTS bit is set to 1.

If timestamp events are enabled, the timestamp will capture the calendar read in the timestamp register. When both tamper events and timestamp events are enabled, tamper events can also result in timestamp capture. Timestamp events can be generated on any of the 16 GPIO ports selected by EXTI. The GPIO pins in each port are selected by setting the corresponding EXTI TS SEL.TSSEL[3:0] bits.

nsing.com.sg

**NSING** 

20.2.15 Tamper Detection

There are three tamper detection pin, RTC\_TAMP1 pin is PC13, RTC\_TAMP2 pin is PA0, RTC\_TAMP3 pin is PA8. RTC\_TAMPx pin can be used as tamper event detection function input pin. There are two detection modes, edge

detection mode and level detection mode with configurable filtering function.

When RTC TAMPx event is detected, RTC BKP(1~20) registers will be erased if RTC TMPCFG.TPxNOE=0.

Tamper detection initialization

There are three tamper detection pins, each of them can be configured independently. User need to configure tamper detection before enable RTC\_TMPCFG.TPxEN bit. When the tamper event is detected after tamper detection is

 $enable, if \ RTC\_TMPCFG. TPxINTEN \ is \ set \ to \ 1, tamper \ event \ can \ generate \ an \ interrupt \ and \ RTC\_INITSTS. TAMxF$ 

bit will be set 1.

When RTC INITSTS.TAMxF bit is set to 1, a new tamper event on the same pin cannot be detected.

Timestamp on tamper event

Any tamper event can cause a timestamp event when RTC\_TMPCFG.TPTS is set to 1, and RTC\_INITSTS.TISF bit

and RTC\_INITSTS.TISOVF bit will be set as a normal timestamp event.

Edge detection of tamper input

When RTC\_TMPCFG.TPFLT[1:0] bits set to 0, tamper detection is set to edge detection, and one of rising edge or

falling edge is controlled by RTC\_TMPCFG.TPxTRG bit. The RTC\_TAMPx pin will generate a tamper detection

event when corresponding edge is detected.

Because of RTC BKP(1~20) can be reset when tamper event is detected, it is necessary to ensure that tamper event

detection and writing to RTC\_BKP(1~20) will not occur at the same time. It is recommended to start the tamper

detection function after writing RTC BKP(1~20).

Filtered level detection of RTC TAMPx input

When RTC\_TMPCFG.TPFLT[1:0] bits set to 1/2/3, tamper detection is set to level detection. The value of

RTC TMPCFG.TPFLT[1:0] determines the number of samples.

The internal pull-up resistance of tamper pin can be precharged before each sampling, and the precharge time is

controlled by RTC TMPCFG.TPPRCH[1:0] bits. Precharge will be disabled when RTC TMPCFG.TPPUDIS set 1.

Using RTC TMPCFG.TPFREQ[2:0] to determine the sampling frequency of level detection can optimize the best

balance between tamper detection delay and pull-up power consumption.

20.2.16 Daylight Saving Time Configuration

 $Daylight\ saving\ time\ function\ can\ be\ controlled\ by\ RTC\_CTRL.SU1H,\ RTC\_CTRL.AD1H,\ and\ RTC\_CTRL.BAKP$ 

bits. Calendar will subtract one hour when set RTC\_CTRL.SU1H bit to 1, and add one hour when set

RTC CTRL.AD1H to 1. RTC CTRL.BAKP can be used to memorize this adjustment.

20.2.17 RTC Sub-second Register Shift

When the value of calendar has a sub-second deviation compared to the external precision clock, the shift function

can be used to improve the precision of calendar.

Calendar can use RTC SCTRL.AD1S and RTC SCTRL.SUBF[14:0] bits to control maximum delay or advance 1s.

Email: sales@nsing.com.sg



The resolution of the adjustment is 1/(RTC\_PRE.DIVS[14:0]+1) second, it means the higher value of RTC\_PRE.DIVS[14:0], the higher of the resolution. However, to keep the synchronous prescaler output at 1Hz, the higher RTC\_PRE.DIVS[14:0] means the lower RTC\_PRE.DIVA[6:0], then more power consuming.

Note: before starting a shift operation, user must check RTC SUBS.SS[15] bit is 0.

Whenever write RTC\_SCTRL register, the RTC\_INITSTS.SHOPF flag will be set by hardware, which indicate a shift operation is pending. Once this shift operation is complete, the bit is cleared by hardware.

### 20.2.18 RTC Digital Clock Precision Calibration

Digital precision calibration is achieved by adjusting the number of RTC clock pulses in the calibration period. Digital precision calibration resolution is 0.954 PPM with the range from -487.1 PPM to +488.5 PPM.

When the input frequency is 32768 Hz, calibration period can be configured as  $2^{20}/2^{19}/2^{18}$  RTCCLK cycles or 32/16/8 seconds. The precision calibration register (RTC\_CALIB) indicates that there has RTC\_CALIB.CM[8:0] RTCCLK clock cycles will be reduced during the specified period.

The value of RTC\_CALIB.CM[8:0] represents the number of RTCCLK pulses to be reduced during specified period. While RTC\_CALIB.CP can be used to increase 488.5 PPM, every 2<sup>11</sup> RTCCLK cycles will inserts a RTCCLK pulse.

When using RTC\_CALIB.CM[8:0] and RTC\_CALIB.CP in combination, it can increase cycles range from -511 to +512 RTCCLK cycles, and the calibration range from -487.1 ppm to +488.5 ppm, with the resolution is about 0.954 ppm.

The effective calibrated frequency  $(f_{CAL})$  can be calculated by using the formula given below:

$$f_{CAL} = f_{RTCCLK} * \left(1 + \frac{RTC\_CALIB.CP*512 - RTC\_CALIB.CM[8:0]}{2^{n} + RTC\_CALIB.CM[8:0] - RTC\_CALIB.CP*512}\right)$$

*Note:* n=20/19/18

Calibrated when RTC PRE .DIVA[6:0]<3

When the asynchronous prescaler value (RTC\_PRE.DIVA[6:0]) is less than 3, the RTC\_CALIB.CP cannot be programmed to 1, and RTC CALIB.CP value will be ignored if the it has been set to 1.

When RTC\_PRE .DIVA[6:0]<3, the value of RTC\_PRE.DIVS[14:0] should be decrease. Assume RTCCLK frequency is 32768Hz:

- When RTC PRE .DIVA[6:0] =2, RTC PRE.DIVS[14:0]=8189.
- When RTC PRE .DIVA[6:0] =1, RTC PRE.DIVS[14:0]=16379.
- When RTC PRE .DIVA[6:0] =0, RTC PRE.DIVS[14:0]=32759.

The effective calibrated frequency  $(f_{CAL})$  can be calculated by using the formula given below:

$$f_{CAL} = f_{RTCCLK} * \left(1 + \frac{256 - RTC\_CALIB.CM[8:0]}{2^{n} + RTC\_CALIB.CM[8:0] - 265}\right)$$

*Note:* n=20/19/18

Verify RTC calibration

RTC output 1Hz waveform for measuring and verifying RTC precision.



Up to 2 RTCCLK cycles measurement error may occur when measure the RTC frequency in a limit measurement period. If the measurement period is the same as calibration period, the error can be eliminated.

• The calibration period is 32 seconds (default).

Using an accurate 32-second period to measure the 1Hz calibration output can ensure that the measurement error is within 0.447ppm (0.5 RTCCLK cycles within 32 seconds).

The calibration period is 16 seconds.

Using an accurate 16-second period to measure the 1Hz calibration output can ensure that the measurement error is within 0.954ppm (0.5 RTCCLK cycles within 16 seconds).

• The calibration period is 8 seconds.

Using an accurate 8-second period to measure the 1Hz calibration output can ensure that the measurement error is within 1.907ppm (0.5 RTCCLK cycles within 8 seconds).

#### Dynamic recalibration

When RTC INITSTS.INITF=0, RTC CALIB register can update by using following steps:

- Wait RTC INITSTS.RECPF=0.
- A new value is written to the RTC CALIB, then RTC INITSTS.RECPF is automatically set to 1.
- The new calibration settings will take effect within 3 ck\_apre cycles after a data write to the RTC\_CALIB.

#### 20.2.19 RTC Low Power Mode

The working state of RTC in low power mode.

Lower Power Mode	RTC Working State	Exit Low Power Mode
SLEEP	Normal work	RTC interrupt
STOP0	Normal work when the clock source of RTC is LSE	Alarm A, Alarm B, Periodic Wakeup, Tamper
31010	or LSI	event and Timestamp event
STOP2	Normal work when the clock source of RTC is	Alarm A, Alarm B, Periodic Wakeup, Tamper
\$10F2	LSE or LSI	event and Timestamp event
CTANDDY	Normal work when the clock source of RTC is LSE	Alarm A, Alarm B, Periodic Wakeup, Tamper
STANDBY	or LSI	event and Timestamp event

Note: when an RTC event is used to wake the MCU from STANDBY mode, the PWR.CTRLSTS.WKUPRTCEN bit needs to be enabled.

## 20.3 RTC Registers

### 20.3.1 RTC Register Overview

**Table 20-2 RTC Register Overview** 

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	RTC_TSH	Reserved					APM	.0	nO1[1:0]		HOU	[3:0]		Seserved	N	IIT[2:	0]		MIU	[3:0]		Reserved	S	CT[2:	0]		SCU	[3:0]					
	Reset Value										0	0	0	0	0	0	0	I	0	0	0	0	0	0	0	ш.	0	0	0	0	0	0	0



Offset	Register	31	30	29	28	27	26	24	23	22	21	20	19	18	17	16	15	14	13	12	=	10	6	~	7	9	2	4	3	2	0 1
	RTC_DATE									YRT				YRU	[3:0]		W	DU[2	:0]	MOT		MOU	[3:0]			neser ved	DAT	[1:0]		DAU[	3:0]
004h	Reset Value			ŀ	(ese	rved			0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	ď	Nese	0	0	0	0	0 1
008h	RTC_CTRL			F	Rese	erved			COEN	[0,1] [35]	OOI 3EL[1:0]	OPOL	CALOSEL	BAKP	SUIH	ADIH	TSIEN	WTIEN	ALBIEN	ALAIEN	TSEN	WTEN	ALBEN	ALAEN	Reserved	HFMT	BYPS	REFCLKEN	TEDGE		WKUPSEL[2:0]
	Reset Value								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0 0
00Ch	RTC_INITSTS						F	Reserve	ed							RECPF	TAM3F	TAM2F	TAMIF	TISOVF	TISF	WTF	ALBF	ALAF	INITM	INITF	RSYF	INITSF	SHOPF	WTWF	ALBWF
	Reset Value															0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1 1
010h	RTC_PRE  Reset Value				Re	eserve	d			1	1	DI 1	VA[6	i:0]	1	1	Reserved	0	0	0	0	0	0	DI	VS[14	:0]	1	1	1	1	1 1
	RTC_WKUPT									1	1	1	1	1	1	1		U	U	U	U	U					1	1	1	1	1   1
014h	Reset Value							Rese	erved								1	WKUPT[15:0]											1	1 1	
	Reset value																1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1
01Ch	RTC_ALARMA	MAS APP APP APP APP APP APP APP APP APP A														3:0]		MASKI	Sl	ET[2:	0]		SEU[	3:0]							
	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
020h	RTC_ALARMB  Reset Value	MASK4	WKDSEL	DTT[1			DTU[3:0]		MASK3	AP	НОТ		0	HOU		0	o MASK2													3:0]	
																U	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
024h	RTC_WRP	Reserved																										PKEY			
	Reset Value																								0	0	0	0	0	0	0 0
028h	RTC_SUBS							Rese	erved															SS[1	[5:0]						
	Reset Value																0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
02Ch	RTC_SCTRL  Reset Value	o ADIS							Rese	erved								SUBF[14:0]													
		0								M				*****	ra 01		pə				0		•	0					U		
030h	RTC_TST				Re	eserve	d			APM	НОТ			HOU			Reserved	MIT[2:0] MIU[3:0] \$\frac{3}{2}\$ SET[2:0] SEU[3:0]													
	Reset Value									0	0	0	0	0	0	0															0 0
034h	RTC_TSD			F	Rese	erved				YRT	[3:0]			YRU	[3:0]		W	WDU[2:0]													3:0]
	Reset Value								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	£	4	0	0	0	0	0 0
038h	RTC_TSSS							Rese	erved														:	SSE[	15:0]						
	Reset Value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
03Ch	RTC_CALIB							Rese	erved								CP	CW8	CW16		Rese	rved					C	M[8:0	)]		
	Reset Value																0	0	0					0	0	0	0	0	0	0	0 0
040h	RTC_TMPCFG			Res	erve	ed		TP3MF	TP3NOE	TP3INTEN	TP2MF	TP2NOE	TP2INTEN	TP1MF	TPINOE	TP1INTEN	TPPUDIS	to satura	IFFRCH[1:0]	10 134 1344	1PFL1[1:0]	TPFI	REQ[	2:0]	TPTS	TP3TRG	TP3EN	TP2TRG	TP2EN	TPINTEN	TP1TRG
	Reset Value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
044h	RTC_ALRMASS		Rese	erved			SKSSA[3					R	eserv	ed							ı				SV[14:						
	Reset Value	0 0 0 0																													
048h	RTC_ALRMBSS		Reserved MASKSSB[3:0] Reserved													SSV[14:0]															
	Reset Value					0	0 0	0									0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														
04Ch	RTC_OPT														R	eserv	ed														TYPE




Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
	Reset Value																																0
050h ~	RTC_BKPx		BF[31:0]																														
09Ch	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 20.3.2 RTC Calendar Time Register (RTC\_TSH)

Address offset: 0x00

Reset value: 0x0000 0000



Bit Field	Name	Description
31:23	Reserved	Reserved, the reset value must be maintained
22	APM	AM/PM format.
		0:AM format or 24-hour format
		1:PM format
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	Reserved	Reserved, the reset value must be maintained
14:12	MIT [2: 0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	Reserved	Reserved, the reset value must be maintained
6:4	SCT[2:0]	Describes the second tens value in BCD format
3:0	SCU[3:0]	Describes the second units value in BCD format

# 20.3.3 RTC Calendar Date Register (RTC\_DATE)

Address offset: 0x04

31							24	23			20	19			16
			Rese	rved					YRT	[3:0]			YRU	[3:0]	.
15		13	12	11			8	7	6	r 5	4	3		r	0
	WDU[2:0]		МОТ		MOU	J[3:0]		Rese	rved	DAT	[1:0]		DAU	J[3:0]	
	r		r		,						r		'	r	

Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained
23:20	YRT[3:0]	Describes the year tens value in BCD format
19:16	YRU[3:0]	Describes the year units value in BCD format



Bit Field	Name	Description
15:13	WDU[2:0]	Describes which Week day
		000: Forbidden
		001: Monday
		111: Sunday
12	MOT	Describes the month tens value in BCD format
11:8	MOU[3:0]	Describes the month units value in BCD format
7:6	Reserved	Reserved, the reset value must be maintained
5:4	DAT[1:0]	Describes the date tens value in BCD format
3:0	DAU[3:0]	Describes the date units value in BCD format

# 20.3.4 RTC Control Register (RTC\_CTRL)

Address offset: 0x08

31							24	23	22	21	20	19	18	17	16
			Rese	erved				COEN	OUTSI	EL[1:0]	OPOL	CALOSEL	BAKP	SU1H	AD1H
15	14	13	12	11	10	9	8	rw 7	6	w 5	rw 4	rw 3	rw 2	w	w 0
TSIEN	WTIEN	ALBIEN	ALAIEN	TSEN	WTEN	ALBEN	ALAEN	Reserved	HFMT	BYPS	REF CLKEN	TEDGE	W	KUPSEL[2	:0]
rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw		rw	

Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained
23	COEN	Calibration output enable
		This bit controls RTC_CALIB output
		0: Disable calibration output
		1: Enable calibration output
22:21	OUTSEL[1:0]	Output selection
		These bits are used to select the alarm/wakeup output
		00: Disable output
		01: Enable Alarm A output
		10: Enable Alarm B output
		11: Enable Wakeup output
20	OPOL	Output polarity bit
		This bit is used to configure the polarity of output.
		0: Outputs high level when the selected output triggers(see OUTSEL[1:0])
		1: Outputs low level when the selected output triggers(see OUTSEL[1:0])
19	CALOSEL	Calibration output selection
		When RTC_CTRL.COEN=1, RTCCLK = 32.768KHz and prescale at their default
		value (RTC_PRE.DIVA[6:0]=127 and RTC_PRE.DIVS[14:0]=255).
		0: Calibration output is 256 Hz




Bit Field	Name	Description
		1: Calibration output is 1 Hz
18	BAKP	Daylight saving time record
		This bit is written by the user
		0: Not record daylight saving time
		1: Record daylight saving time
17	SU1H	Subtract 1 hour (winter time change)
		1 hour will be subtracted to the calendar time when the current hour value is not 0. This
		bit is always read as 0.
		0: No effect.
		1: Subtracts 1 hour to the current time.
16	AD1H	Add 1 hour (summer time change)
		When this bit is set, 1 hour can be added to the calendar time. This bit is always read as.
		0: No effect.
		1: Adds 1 hour to the current time.
15	TSIEN	Time-stamp interrupt enable
		0: Disable time-stamp interrupt.
		1: Enable time-stamp interrupt.
14	WTIEN	Wakeup timer interrupt enable
		0: Disable wakeup timer interrupt.
		1: Enable wakeup timer interrupt.
13	ALBIEN	Alarm B interrupt enable
		0: Disable Alarm B interrupt
		1: Enable Alarm B Interrupt
12	ALAIEN	Alarm A interrupt enable
		0: Disable Alarm A interrupt
		1: Enable Alarm A interrupt
11	TSEN	Timestamp enable
		0: Disable timestamp
		1: Enable timestamp
10	WTEN	Wakeup timer enable
		0: Disable wakeup timer
		1: Enable wakeup timer
9	ALBEN	Alarm B enable
		0: Disable Alarm B
		1: Enable Alarm B
8	ALAEN	Alarm A enable
		0: Disable Alarm A
		1: Enable Alarm A
7	Reserved	Reserved, the reset value must be maintained
6	HFMT	Hour format bit
		0: 24 hour format
		1: Am/PM format



Bit Field	Name	Description
5	BYPS	Bypass values from the shadow registers
		0: Calendar values are copied from the shadow registers, which are refreshed every two
		RTCCLK cycles.
		1: Calendar values are copied directly from the calendar counters.
		Note: if the frequency of the APB1 clock falls below seven times the frequency of
		RTCCLK, RTC_CTRL.BYPS bit must be set to '1'
4	REFCLKEN	RTC_REFIN reference clock detection enable (50 or 60 Hz)
		0: Disable RTC_REFIN detection
		1: Enable RTC_REFIN detection
		Note: RTC_PRE.DIVS must be 0x00FF
3	TEDGE	Time-stamp event active edge
		0: Input rising edge creates a timestamp event
		1: Input falling edge creates a timestamp event
		RTC_CTRL.TSEN need to be reset when TEDGE is changed to avoid unwanted
		RTC_INITSTS.TISF setting.
2:0	WKUPSEL[2:0]	Wakeup clock selection
		000: RTC clock is divided by 16
		001: RTC clock is divided by 8
		010: RTC clock is divided by 4
		011: RTC clock is divided by 2
		10x: ck_spre (usually 1Hz) clock is selected
		11x: ck_spre (usually 1Hz) clock is selected and 2 <sup>16</sup> is added to the
		RTC_WKUPT.WKUPT counter.

### 20.3.5 RTC Initial Status Register (RTC\_INITSTS)

Address offset: 0x0C



Bit Field	Name	Description			
31:17	Reserved	Reserved, the reset value must be maintained			
16	RECPF	Recalibration pending flag			
		The RECPF status flag is automatically set to '1' when software writes to the			
		RTC_CALIB register, indicating that the RTC_CALIB register is blocked. After the			
		new calibration settings are processed, this bit returns to '0'.			
15	TAM3F	RTC_TAMP3 detection flag			
		This flag is set to '1' by hardware when a tamper event is detected on the			



Bit Field	Name	Description
		RTC_TAMP3 input pin.
		This flag can be cleared by software writing 0
14	TAM2F	RTC_TAMP2 detection flag
		This flag is set to '1' by hardware when a tamper event is detected on the
		RTC_TAMP2 input pin.
		This flag can be cleared by software writing 0
13	TAM1F	RTC_TAMP1 detection flag
		This flag is set to '1' by hardware when a tamper event is detected on the
		RTC_TAMP1 input pin.
		This flag can be cleared by software writing 0
12	TISOVF	The time-stamp overflow flag
		This flag is set to '1' by hardware when a time-stamp event happens when TISF bit is
		set.
		This flag can be cleared by software writing 0. It is advised to check and clear
		TISOVF only after clearing the TISF bit. Otherwise, an overflow might not be noticed
		if a timestamp event occurs immediately before the TISF bit is being cleared.
11	TISF	Time-stamp flag
		This flag is set to '1' by hardware when a time-stamp event happens.
		This flag can be cleared by software writing 0
10	WTF	Wake up timer flag
		This flag is set by hardware when the value of wakeup auto-reload counter reaches 0.
		This flag is cleared by software by writing 0.
		This flag must be cleared by software at least 1.5 RTCCLK periods before WTF is set
		again.
9	ALBF	Alarm B flag
		This flag is set to '1' by hardware when the time/date registers value match the Alarm
		B register values.
		This flag can be cleared by software writing 0
8	ALAF	Alarm A flag
		This flag is set to '1' by hardware when the time/date registers value match the Alarm
		A register values.
		This flag can be cleared by software writing 0
7	INITM	Enter Initialization mode
		0: Free running mode
		1: Enter initialization mode and set calendar time value, date value, and prescale
		value.
6	INITF	Initialization flag
		RTC is in initialization state when this bit is '1', and calendar time, date and prescale
		value can be updated.
		0: Calendar time, date and prescale value can not be updated
		1: Calendar time, date and prescale value can be updated
5	RSYF	Register synchronization flag




Bit Field	Name	Description
		This flag is set to '1' by hardware when the calendar value are copied into the shadow
		registers. This bit is cleared by hardware when in initialization mode, while a shift
		operation is pending (SHOPF=1), or when in bypass shadow register mode
		(RTC_CTRL.BYPS=1). This bit can also be cleared by software.
		It is cleared either by software or by hardware in initialization mode.
		0: Calendar shadow register not yet synchronized
		1: Calendar shadow register synchronized
4	INITSF	Initialization status flag
		This flag is set to '1' by hardware when the calendar year field is different from 0 (which
		is the RTC domain reset state).
		0: Calendar has not been initialized
		1: Calendar has been initialized
3	SHOPF	Shift operation pending flag
		This flag is set to '1' by hardware as soon as a shift operation is initiated by a write to
		the RTC_SCTRL register. It is cleared by hardware when the corresponding shift
		operation has been completed, note that writing to the SHOPF bit has no effect.
		0: No shift operation is pending
		1: A shift operation is pending
2	WTWF	Wakeup timer write flag
		0: Wakeup timer configuration update is not allowed
		1: Wakeup timer configuration update is allowed
1	ALBWF	Alarm B write flag
		This flag is set to '1' by hardware when Alarm B values can be changed, after the
		RTC_CTRL.ALBEN bit has been set to 0.
		0: Alarm B update is not allowed
		1: Alarm B update is allowed
0	ALAWF	Alarm A write flag.
		This flag is set to '1' by hardware when Alarm A values can be changed, after the
		RTC_CTRL.ALAEN bit has been set to 0.
		0: Alarm A update is not allowed
		1: Alarm A update is allowed

### 20.3.6 RTC Prescaler Register (RTC\_PRE)

Address offset: 0x10

Reset value: 0x007F 00FF






Bit Field	Name	Description
31:23	Reserved	Reserved, the reset value must be maintained
22:16	DIVA[6:0]	Asynchronous prescaler factor
		$f_{ck\_apre} = \text{RTCCLK/(DIVA[6:0]+1)}$
15	Reserved	Reserved, the reset value must be maintained
14:0	DIVS[14:0]	Synchronous prescaler factor
		$f_{ck\_spre} = f_{ck\_apre}/(\text{DIVS}[14:0]+1)$

### 20.3.7 RTC Wakeup Timer Register (RTC WKUPT)

Address offset: 0x14


Reset value: 0x0000 FFFF



Bit Field Description Name 31:16 Reserved Reserved, the reset value must be maintained 15:0 WKUPT[15:0] Wake up auto-reload value bits The RTC\_INITSTS.WTF flag is set every (WKUPT[15:0] + 1) ck\_wut cycles when the RTC CTRL.WTEN=1. The wakeup timer becomes 17-bits When RTC CTRL.WKUPSEL[2]=1. These bits can not be set to 0. Note: This register change (such as the second setting or later Settings) needs to be changed in the wakeup interrupt, otherwise the changed settings will not take effect immediately, but will take effect after the next wakeup; In particular, when RTC CTRL.WKUPSEL[2:0] is set to 010, the modified setting does not take effect immediately, but will take effect after wake up in the next cycle.;

### 20.3.8 RTC Alarm A Register (RTC ALARMA)

Address offset: 0x1C






Bit Field	Name	Description
31	MASK4	Alarm date mask
		0: Date/day match
		1: Date/day not match
30	WKDSEL	Week day selection
		0: DTU[3:0] represents the date units
		1: DTU[3:0] represents week day only. DTT[1:0] is not considered
29:28	DTT[1:0]	Describes the date tens value in BCD format
27:24	DTU[3:0]	Describes the date units value in BCD format
23	MASK3	Alarm hours mask
		0: Hours match
		1: Hours not match
22	APM	AM/PM notation
		0: AM or 24 hours format
		1: PM format
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	MASK2	Alarm minutes mask
		0: Minutes match
		1: Minutes not match
14:12	MIT[2:0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	MASK1	Alarm seconds mask
		0: Seconds match
		1: Seconds not match
6:4	SET[2:0]	Describes the second tens value in BCD format
3:0	SEU[3:0]	Describes the second units value in BCD format

# 20.3.9 RTC Alarm B Register (RTC\_ALARMB)

Address offset: 0x20




Bit Field	Name	Description
31	MASK4	Alarm date mask
		0: Date/day match
		1: Date/day not match



Bit Field	Name	Description
30	WKDSEL	Week day selection
		0: DTU[3:0] represents the date units
		1: DTU[3:0] represents week day only. DTT[1:0] is not considered
29:28	DTT[1:0]	Describes the date tens value in BCD format
27:24	DTU[3:0]	Describes the date units value in BCD format
23	MASK3	Alarm hours mask
		0: Hours match
		1: Hours not match
22	APM	AM/PM notation
		0: AM or 24 hours format
		1: PM format
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	MASK2	Alarm minutes mask
		0: Minutes match
		1: Minutes not match
14:12	MIT[2:0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	MASK1	Alarm seconds mask
		0: Seconds match
		1: Seconds not match
6:4	SET[2:0]	Describes the second tens value in BCD format
3:0	SEU[3:0]	Describes the second units value in BCD format

# 20.3.10 RTC Write Protection Register (RTC\_WRP)

Address offset: 0x24




Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained
7:0	PKEY[7:0]	Write protection key
		Reading this byte always returns 0x00.
		For detail on how to unlock RTC register write protection, see chapter RTC write
		protection.



# 20.3.11 RTC Sub-second Register (RTC\_SUBS)

Address offset: 0x28

Reset value: 0x0000 0000



Bit Field	Name	Description	
31:16	Reserved	Reserved, the reset value must be maintained	
15:0	SS[15:0]	Sub-second value.	
		The value is the counter value of synchronous prescaler. This sub-second value is	
		calculated by the below formula:	
		Sub-second value = (RTC_PRE.DIVS[14:0]-SS)/( RTC_PRE.DIVS[14:0]+1)	
		Note: SS[15:0] can be larger than RTC_PRE.DIVS[14:0] only after the shift	
		operation is finished. In this case, the correct time/date is one second slower than the	
		time/date indicated by RTC_TSH/RTC_DATE.	

### 20.3.12 RTC Shift Control Register (RTC\_SCTRL)

Address offset: 0x2C

31	30										16
AD1S			1	1		Reserved		1	1	1	
w 15	14										0
Reserved						SUBF[14:0	]	1			

Bit Field	Name	Description
31	AD1S	Add one second
		0: No add one second.
		1: Add one second to the clock/calendar
		This bit can only be written and read as zero. Writing to this bit does not have an impact
		when RTC_INITSTS.SHOPF=1.
30:15	Reserved	Reserved, the reset value must be maintained
14:0	SUBF[14:0]	Subtract a fraction of a second
		There bits can only be written and read as zero Writing to this bit does not have an
		impact when RTC_INITSTS.SHOPF=1. The value which is written to SUBF[14:0] is
		added to the synchronous prescaler counter, and the clock will delay:
		Delay (seconds) = $(SUBF[14:0]+1) / (DIVS[14:0] + 1)$




Bit Field	Name	Description
		AD1S bit can be used together with the SUBF[14:0]bits:
		Advance (seconds) = $(1 - ((SUBF[14:0]+1) / (DIVS[14:0] + 1)))$ .
		Note: RTC_INITSTS.RSYF bit will be cleared when write SUBF[14:0]. When
		RTC_INITSTS.RSYF=1, the shadow registers have been updated with the shifted time.

### 20.3.13 RTC Timestamp Time Register (RTC\_TST)

Address offset: 0x30


Reset value: 0x0000 0000



Bit Field	Name	Description
31:23	Reserved	Reserved, the reset value must be maintained
22	APM	AM/PM notation
		0: AM or 24-hour clock
		1: PM
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	Reserved	Reserved, the reset value must be maintained
14:12	MIT[2:0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	Reserved	Reserved, the reset value must be maintained
6:4	SET[2:0]	Describes the second tens value in BCD format
3:0	SEU[3:0]	Describes the second units value in BCD format

### 20.3.14 RTC Timestamp Date Register (RTC\_TSD)

Address offset: 0x34



Bit Field	Name	Description	
31:24	Reserved	Reserved, the reset value must be maintained	




Bit Field	Name	Description			
23:20	YRT[3:0]	Describes the year tens value in BCD format			
19:16	YRU[3:0]	Describes the year units value in BCD format			
15:13	WDU[2:0]	Describes which Week day			
		000: Forbidden			
		001: Monday			
		111: Sunday			
12	MOT	Describes the month tens value in BCD format			
11:8	MOU[3:0]	Describes the month units value in BCD format			
7:6	Reserved	Reserved, the reset value must be maintained			
5:4	DAT[1:0]	Describes the date tens value in BCD format			
3:0	DAU[3:0]	Describes the date units value in BCD format			

### 20.3.15 RTC Timestamp Sub-second Register (RTC\_TSSS)

Address offset: 0x38

Reset value: 0x0000 0000




Bit Field	Name	Description	
31:16	Reserved	Reserved, the reset value must be maintained	
15:0	SSE[15:0]	Sub second value	
		SSE[15:0] is the value in the synchronous prescaler counter. The fraction of a second	
		is provided by the formula below:	
		Second fraction = (RTC_PRE.DIVS[14:0] - SSE[15:0]) / (RTC_PRE.DIVS[14:0] +	
		1)	
		Note: SSE[15:0] can be larger than RTC_PRE.DIVS[14:0] only after a shift	
		operation. In that case, the correct time/date is one second less than as indicated by	
		RTC_TSH/RTC_DATE.	

# 20.3.16 RTC Calibration Register (RTC\_CALIB)

Address offset: 0x3C






Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15	СР	Increase frequency of RTC by 488.5 ppm
		This feature is intended to be used along with CM[8:0]. When RTCCLK frequency is
		32768 Hz, the number of RTCCLK pulses added during a 32-second window is ((512
		* CP) – CM[8:0]).
		0: No add pulse.
		1: One RTCCLK pulse is inserted every 2 <sup>11</sup> pulses.
14	CW8	Select an 8-second calibration cycle period
		0: Not effect.
		1: Select an 8-second calibration period.
		When CW8 is set to '1', the 8-second calibration cycle period is selected.
		Note: when $CW8 = 1$ , $CM[1:0]$ will always be $00'$
13	CW16	To select a 16-second calibration cycle period
		0: Not effect.
		1: Select a calibration period of 16 seconds. If CW8 = 1, this bit cannot be set to 1.
		Note: when CW16 = 1, CM[0] will always be '0'
12:9	Reserved	Reserved, the reset value must be maintained
8:0	CM[8:0]	Negative calibration bits
		The number of mask pulse out of 220 RTCCLK pulses. This effectively decreases the
		frequency of the calendar with a resolution of 0.9537 ppm.

# 20.3.17 RTC Tamper Configuration Register (RTC\_TMPCFG)

Address offset: 0x40



Bit Field	Name	Description
31:25	Reserved	Reserved, the reset value must be maintained
24	TP3MF	Tamper 3 mask flag
		0: Not mask tamper 3 event.



Bit Field	Name	Description
		1: Mask tamper 3 event.
		Note: the Tamper 3 interrupt must not be enabled when TP3MF is set.
23	TP3NOE	Tamper 3 no erase
		0: Backup registers values are erased by Tamper 3 event.
		1: Backup registers values are not erased by Tamper 3 event.
22	TP3INTEN	Tamper 3 interrupt enable
		0: Disable tamper 3 interrupt when TPINTEN = 0.
		1: Enabled tamper 3 interrupt
21	TP2MF	Tamper 2 mask flag
		0: Not mask tamper 2 event.
		1: Mask tamper 2 event.
		Note: the Tamper 2 interrupt must not be enabled when TP2MF is set.
20	TP2NOE	Tamper 2 no erase
		0: Backup registers values are erased by Tamper 2 event.
		1: Backup registers values are not erased by Tamper 2 event.
19	TP2INTEN	Tamper 2 interrupt enable
		0: Disable tamper 2 interrupt when TPINTEN = 0.
		1: Enabled tamper 2 interrupt
18	TP1MF	Tamper 1 mask flag
		0: Not mask tamper 1 event.
		1: Mask tamper 1 event.
		Note: the Tamper 1 interrupt must not be enabled when TP1MF is set.
17	TP1NOE	Tamper 1 no erase
		0: Backup registers values are erased by Tamper 1 event.
		1: Backup registers values are not erased by Tamper 1 event.
16	TP1INTEN	Tamper 1 interrupt enable
		0: Disable tamper 1 interrupt when TPINTEN = 0.
		1: Enabled tamper 1 interrupt
15	TPPUDIS	RTC_TAMPx Pull-up disable bit.
		0: Enable precharge RTC_TAMPx pins before each sampling.
		1: Disable precharge RTC_TAMPx pins
14:13	TPPRCH[1:0]	RTC_TAMPx Precharge duration.
		These bits determine the precharge time before each sampling.
		0x0: 1 RTCCLK cycles
		0x1: 2 RTCCLK cycles
		0x2: 4 RTCCLK cycles
		0x3: 8 RTCCLK cycles
12:11	TPFLT[1:0]	RTC_TAMPx filter count
		These bits determine the number of consecutive samples when occur active level.
		0x0: Triggers a tamper event at the active level.
		0x1: Triggers a tamper event after 2 consecutive samples at the active level.
		0x2: Triggers a tamper event after 4 consecutive samples at the active level.



Bit Field	Name	Description
		0x3: Triggers a tamper event after 8 consecutive samples at the active level.
10:8 TPFREQ[2:0]		Tamper sampling frequency
		This bit determines the frequency at the each RTC_TAMPx input is sampled.
		0x0: Sampling once every 32768 RTCCLK (1 Hz when RTCCLK = 32.768 KHz).
		0x1: Sampling once every 16384 RTCCLK.
		0x2: Sampling once every 8192 RTCCLK.
		0x3: Sampling once every 4096 RTCCLK.
		0x4: Sampling once every 2048 RTCCLK.
		0x5: Sampling once every 1024 RTCCLK.
		0x6: Sampling once every 512 RTCCLK.
		0x7: Sampling once every 256 RTCCLK.
7	TPTS	Tamper event trigger timestamp
		0: Disable tamper event trigger timestamp
		1: Enable tamper event trigger timestamp
		TPTS is valid even if RTC_CTRL.TSEN=0.
6	TP3TRG	Tamper 3 event trigger edge
		if TPFLT[1:0] != 00, tamper detection is in level mode:
		0: low level trigger a tamper detection event.
		1: high level trigger a tamper detection event.
		if TPFLT = 00, tamper detection is in edge mode:
		0: Rising edge trigger a tamper detection event.
		1: Falling edge trigger a tamper detection event
5	TP3EN	Tamper 3 detection enable
		0: Disable tamper detection
		1: Enable tamper detection
4	TP2TRG	Tamper 2 event trigger edge
		if TPFLT[1:0] != 00, tamper detection is in level mode:
		0: low level trigger a tamper detection event.
		1: high level trigger a tamper detection event.
		if TPFLT = 00, tamper detection is in edge mode:
		0: Rising edge trigger a tamper detection event.
		1: Falling edge trigger a tamper detection event
3	TP2EN	Tamper 2 detection enable
		0: Disable tamper detection
		1: Enable tamper detection
2	TPINTEN	Tamper event interrupt enable.
		0: Disable tamper interrupt
		1: Enable tamper interrupt
		Note: this bit enables the interrupt of all tamper pins events, regraadless of TPxINTEN
		level. If this bit is cleared, each tamper event interrupt can be individually enabled by
		setting TPxINTEN.
1	TP1TRG	Tamper 1 event trigger edge




Bit Field	Name	Description
		if TPFLT[1:0] != 00, tamper detection is in level mode:
		0: low level trigger a tamper detection event.
		1: high level trigger a tamper detection event.
		if TPFLT = 00, tamper detection is in edge mode:
		0: Rising edge trigger a tamper detection event.
		1: Falling edge trigger a tamper detection event
0	TP1EN	Tamper 1 detection enable
		0: Disable tamper detection
		1: Enable tamper detection

### 20.3.18 RTC Alarm A Sub-second Register (RTC\_ALRMASS)

Address offset: 0x44

Reset value: 0x0000 0000



rw


Bit Field	Name	Description
31:28	Reserved	Reserved, the reset value must be maintained
27:24	MASKSSB[3:0]	Mask the most significant bit from this bits.
		0x0: No comparison on sub seconds for Alarm. The alarm is set when the seconds
		unit is incremented (assuming that the rest of the fields match).
		0x1: Only SSV[0] is compared and other bits are not compared.
		0x2: Only SSV[1:0] are compared and other bits are not compared.
		0x3: Only SSV[2:0] are compared and other bits are not compared.
		0xC: Only SSV[11:0] are compared and other bits are not compared.
		0xD: Only SSV[12:0] are compared and other bits are not compared.
		0xE: Only SSV[13:0] are compared and other bits are not compared.
		0xF: SSV[14:0] are compared
		Synchronization counter RTC_SUBS.SS[15] bit is never compared.
23:15	Reserved	Reserved, the reset value must be maintained
14:0	SSV[14:0]	Sub seconds value
		This value is compared with the synchronous prescaler counter RTC_SUBS.SS[14:0],
		and bit number of compared is controlled by MASKSSB[3:0].

# 20.3.19 RTC Alarm B Sub-second Register (RTC\_ALRMBSS)

Address offset: 0x48



Reset value: 0x0000 0000




Bit Field	Name	Description
31:28	Reserved	Reserved, the reset value must be maintained
27:24	MASKSSB[3:0]	Mask the most significant bit from this bits.
		0x0: No comparison on sub seconds for Alarm. The alarm is set when the seconds
		unit is incremented (assuming that the rest of the fields match).
		0x1: Only SSV[0] is compared and other bits are not compared.
		0x2: Only SSV[1:0] are compared and other bits are not compared.
		0x3: Only SSV[2:0] are compared and other bits are not compared.
		0xC: Only SSV[11:0] are compared and other bits are not compared.
		0xD: Only SSV[12:0] are compared and other bits are not compared.
		0xE: Only SSV[13:0] are compared and other bits are not compared.
		0xF: SSV[14:0] are compared
		Synchronization counter RTC_SUBS.SS[15] bit is never compared.
23:15	Reserved	Reserved, the reset value must be maintained
14:0	SSV[14:0]	Sub seconds value
		This value is compared with the synchronous prescaler counter RTC_SUBS.SS[14:0],
		and bit number of compared is controlled by MASKSSB[3:0].

### 20.3.20 RTC Option Register (RTC\_OPT)

Address offset: 0x4C

Reset value: 0x0000 0000




Bit Field	Name	Description					
31:1	Reserved	Reserved, the reset value must be maintained					
0	TYPE	RTC_ALARM output type on PC13					
		0: Open-drain output					
		1: Push-pull output					



# 20.3.21 RTC Backup Registers (RTC\_BKP(1~20))

Address offset: 0x50 to 0x9C

Reset value: 0x0000 0000



Bit Field	Name	Description
31:0	BF[31:0]	Backup data
		These registers can be wrote and read by software.
		These registers are powered by the BKR when MR is turned off, so when the system is
		reset, these registers are not reset and the contents of the registers are still valid when
		the device is operating in a low power mode.
		If RTC_TMPCFG.TPxNOE=0, these registers are reset when tamper x event detection
		happens.



# 21 Beeper

#### 21.1 Introduction

The BEEPER module supports complementary outputs and can generate periodic signals to drive external passive beepers. It is used to generate a prompt tone or an alarm sound.

### 21.2 Function Description

As an independent module, the Beeper is mounted on the APB2 bus with a maximum operating frequency of 64MHz. One of the two outputs is usually turned off. If the complementary output is enabled, the two outputs are turned on at the same time and the outputs are complementary.

#### 21.2.1 Main Features

Under normal operation mode, beeper can choose from three main clock sources:

- 1. Beeper supports clock range from (64MHz 1MHz) for APB clock, 40KHz LSI clock and 32.768KHz LSE clock.
- 2. Beeper outputs adjustable tone depending on register configuration (32 Hz to 64MHz).

Table 21-1 Max And Min Frequency Supported By Beeper And Corresponding Configure.

	Frequency	Clk Source	PSC	BEEPDIV	BYPASSEN
Max	64 MHz	APB2 (64MHz)	0	/	1
Min	32 Hz	LSE (32.768K)	/	1024	0

3. Beeper can also bypass clock signal to output ports by setting BEEPER CTRL.BYPASSEN bit.

Beeper 2 output is complementary output with beeper 1 output, setting register bit will enable this output port. For both beeper it only requires to configure once.

#### 21.2.2 Setup Frequency For Pre-scale Ratio of Beeper

This beeper design supports APB2 clock working frequency between 1 to 64 MHz and need to set BEEPER CTRL.PSC bits in correct manner in order to prevent distortion.

Pre-scale ratio is designed to scale down APB2 clock to 1 MHz pulse signal and used to generate  $64 \, \text{MHz} \sim 976.5625 \, \text{Hz}$  signal. However, to achieve accurate  $8 \, \text{KHz}$  or  $4 \, \text{KHz}$ , we can set APB2 clock to  $64 \, \text{MHz}$  with prescale rate of  $16 \, \text{to}$  get  $4 \, \text{MHz}$  output. Then we can get  $8 \, \text{KHz}$  signal by setting BEEPER\_CTRL.BEEPDIV dumber to 250, and  $4 \, \text{KHz}$  signal by setting BEEPER CTRL.BEEPDIV to 500.

#### 21.2.3 Bypass Clock

Output clock of first stage after selection can be bypassed by setting BEEPER\_CTRL.BYPASSEN bit, which means

PCLK/LSI/LSE can pass out to output directly. However, for PCLK, the duty cycle will not be 50% after pre-scale.

The max and min frequency supported for beeper is shown in Table 21-1.



After setting those register value, beeper can output with corresponding frequency after two stage of dividing. Making beeper can output up to 64 MHz and as low as 32 Hz.

User can set BEEPER CTRL.INVEN[2] bit to 1 to make beeper 2 woek with complementary ouput.

#### 21.2.4 Output Duty Cycle

There are two stages of frequency divider. At first stage, it supports odd frequency division. Output at this stage is not with 50% duty cycle, Which can only be used for PCLK working. For LES, LSI clock source, they are with 50% duty cycle. This means with bypass enabled, using LSE or LSI clock source can output 50% duty cycle waveform. If without bypass enabled, the beepers (beeper 1 or beeper 2) can output waveform with 50% duty cycle.

### 21.3 Beeper Registers

#### 21.3.1 Beeper Register Overview


**Table 21-2 Beeper Register Overview** 

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
000h	BEEPER_CTRL			_	_	Rese	erved				_			PS	SC			BYPASSEN	Rese	erved				BE	EEPD	IV				133410	LNSE	INVEN	BEEPEN
	Reset Value											0	0	0	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0

#### 21.3.2 Beeper Control Register (BEEPER CTRL)

Address offset: 0x00

Reset value: 0x0000 0000



Bit Field	Name	Description					
31:22	Reserved	Reserved, the reset value must be maintained.					
21:16	PSC	APB clock prescale factor.					
		00_0000: By pass value					
		00_0001: Frequency scale done by 2					
		11_1111: Frequency scale done by 64					
15	BYPASSEN	Bypass function enable					
	Difficult	Bypass at second stage with select clock signal					





Bit Field	Name	Description
		1: Bypass enable
		0: Bypass disable
14:13	Reserved	Reserved, the reset value must be maintained.
12:4	BEEPDIV	Beeper divide factor
		0_0000_0000: Output frequency value divided by 2 ((BEEPDIV+1)*2)
		0_0000_0001: Output frequency value divided by 4
		0_0000_0010: Output frequency value divided by 6
		1_1111_1111: Output frequency value divided by 1024
3:2	CLKSEL	Clock source selection
		0x: Using pre-scale APB clock as next stage clock
		10: Using LSI clock as next stage clock source
		11: Using LSE clock as next stage clock source
1	INVEN	Beeper complementary output enable
		Beeper_out1 and Beeper_out2 are complementary output signal.
		0: There is only one output, and the other output is closed.
		1: Both outputs are turned on, and the outputs are complementary
0	BEEPEN	Beeper enable
		1: Beeper enable
		0: Beeper disable



# 22 Debug Support (DBG)

#### 22.1 Overview

N32G401 uses Cortex<sup>®</sup>-M4F core, which integrates hardware debugging module, supportting instruction breakpoint (stop when instruction fetches value) and data breakpoint (stop when data access). When the kernel is stopped, the user can view the internal state of the kernel and the external state of the system. After the user's query operation is completed, the kernel and peripherals can be restored, and the corresponding program can continue to be executed.

The hardware debugging module of the N32G401 kernel can be used when it is connected to the debugger (when it is not disabled).

N32G401 supports the following debugging interfaces:

- Serial wire
- JTAG debugging interface

ITM FPB DWT JTMS/SWDIO Internal dedicated NVIC peripheral (PPB) JTDI JTDO/TRACESWO SWJ-DP AHB-AP MCU Bridges DBG NJTRST JTCK/SWCLK Cortex-System Bus M4F Core Dcode Interface 总线矩阵 Cortex-M4F Debug support N32G401 Debug support

Figure 22-1 N32G401 Level and Cortex®-M4F Level Debugging Block Diagram

The ARM Cortex®-M4F core hardware debugging module can provide the following debugging functions:

- SWJ-DP: Serial /JTAG debug port
- AHP-AP:AHB access port
- ITM: Instrumentation trace macrocell



- FPB: Flash patch breakpoint
- DWT: Data watchpoint trigger

#### Reference:

- Cortex®-M4F Technical Reference Manual (TRM)
- ARM debugging interface V5 structure specification
- ARM CoreSight development tool set (r1p0 version) technical reference manual

The system supports low-power mode debugging and debugging of some peripherals. The peripherals supporting debugging include: I<sup>2</sup>C interface and TIMER, WWDG and IWDG modules. The user needs to set the corresponding bit of the debug control register (DBG CTRL) to 1 when debugging with low power consumption or peripherals.

#### 22.2 JTAG/SW Function

The debugging tool can call the debugging function through the SW debugging interface or JTAG debugging interface mentioned above.

#### 22.2.1 Switching JTAG/SW Interface

The chip uses JTAG debug interface by default. If you need to switch the debug interface, you can switch between SW interface and JTAG interface through the following operations:

Switch from JTAG debug to SW debug:

- 1. Sending TMS=1 signals with more than 50 TCK cycles;
- 2. Send 16-bit TMS=1110011110011110(0xE79E LSB) signal;
- 3. Send TMS=1 signal with more than 50 TCK cycles.

Switch from SW debug to JTAG debug:

- 1. Sending TMS=1 signals with more than 50 TCK cycles;
- 2. Send 16-bit TMS=1110011100111100(0xE73C LSB) signal;
- 3. Send TMS=1 signal with more than 50 TCK cycles.

#### 22.2.2 Pin Assignment

JTAG debugging interface includes five pins: JTCK(JTAG clock pin), JTMS(JTAG mode selection pin), JTDI(JTAG data input pin), JTDO(JTAG data output pin) and NJTRST(JTAG data reset pin, low level reset pin).

SWD (serial debugging) interface includes two pins: SWCLK (clock pin) and SWDIO (data input and output pin), which provide the interface of two pins: data input and output pin (SWDIO) and clock pin (SWCLK).

See the following Table for the pin allocation of JTAG debugging interface and SW debugging interface (SWDIO is multiplexed with JTMS, SWCLK is multiplexed with JTCK):

Table 22-1 Debug Port Pin

Debug Port	Pin Assignment
------------	----------------



JTMS/SWDIO	PA13		
JTCK/SWCLK	PA14		
JTDI	PA15		
JTDO	PB3		
NJTRST	PB4		

- When both JTAG debugging interface and SW debugging interface are enabled, the 5-wire JTAG debugging interface will be used by default after reset.
- When using JTAG interface, users can not use NJTRST pin. In this case, NJTRST pin (PB4, internal hardware pull-up) can be used as a general-purpose GPIO.
- When SW interface is used, three pins JTDI(PA15), JTDO(PB3) and NJTRST(PB4) can be used as general GPIO.
- When the debugging function is not used, the above five pins can be used as general-purpose GPIO.

### 22.3 MCU Debug Function

#### 22.3.1 Low Power Mode Support

N32G401 can provide a variety of low power consumption modes (refer to chapter 3. Power control for details). When debugging, ensure that the FCLK and HCLK of the kernel are on, and provide the necessary clock for kernel debugging. Users can debug MCU in low power mode according to specific operation (ensuring the output of FCLK or HCLK in low power mode).

If users want to debug MCU in low power mode, they first need the debugger to configure registers related to low power mode:

#### SLEEP mode:

Debugger needs to configure the SLEEP bit of DBG\_CTRL register (configure HCLK output to have the same frequency as FCLK).

#### STOP mode:

The debugger needs to configure the STOP bit of the DBG\_CTRL register to start the internal RC oscillator to provide the clock for HCLK and FCLK.

#### 22.3.2 Peripheral Debug Support

When the corresponding bit of the peripheral control bit in the DBG\_CTRL register is set to 1, the corresponding peripheral enters the debugging state after the kernel stops:

- Timer peripheral: the timer counter stops and debugs;
- I<sup>2</sup>C peripheral: the SMBUS of I<sup>2</sup>C keeps the state and carries out debugging;
- WWDG/IWDG peripheral: WWDG/IWDG counter clock stops and debugs;



## 22.4 DBG Registers

### 22.4.1 DBG Register Overview

The DBG register map and reset values are listed below. These peripheral registers must be operated as words (32 bits). The base address of the register is 0xE0042000.

29 28 27 26 25 24 23 22 21 20 19 18 17 16 4 13 10 Offse 9 Register DEV\_NUM\_M[3:0] DEV\_NUM\_H[3:0] REV\_NUM\_L[3:0] DEV\_NUM\_L[3:0] NUM\_H[3:0] Reserved Reserved  $DBG\_ID$ 000h REV 0 0 0 0 1 0 Reset Value 0 12C1SMBUS\_TIMEOUT 12C2SMBUS\_TIMEOUT IWWDG\_STOP WWDG\_STOP TIM4\_STOP TIM3\_STOP TIM8\_STOP TIM2\_STOP TIMI\_STOP TIM6\_STOP TIM5\_STOP STDBY STOP SLEEP Reserved DBG\_CTRL 004h

**Table 22-2 DBG Register Overview** 

#### 22.4.2 ID Register (DBG ID)

 31
 24
 23
 20
 19
 16

 Reserved

 15
 12
 11
 8
 7
 T
 4
 3
 0

 DEV\_NUM\_H[3:0]
 DEV\_NUM\_H[3:0]
 REV\_NUM\_H[3:0]
 REV\_NUM\_L[3:0]

0

0

0

0

0

Address offset: 0x04

Reset Value

Only 32-bit access is supported, and fixed values cannot be modified

Bit Field	Name	Description			
31:24	Reserved	Reserved, must keep the reset value.			
23:20	DEV_NUM_L[3:0]	Lower 4 digits of equipment model.			
		Device model consists of 12 bits, including high, medium and low, representing the			
		model of MCU.			
19:16	Reserved	Reserved, must keep the reset value.			
15:12	DEV_NUM_H[3:0]	The upper 4 bits of device.			
		See the description of DEV_NUM_L[3:0].			
11:8	DEV_NUM_M[3:0]	The middle 4 bits of device.			
		See the description of DEV_NUM_L[3:0].			
7:4	REV_NUM_H[3:0]	High 4 bits of MCU version number			
3:0	REV_NUM_L[3:0]	Low 4 bits of MCU version number			



# 22.4.3 Debug Control Register (DBG\_CTRL)

Address offset: 0x04

POR reset value: 0x0000 0000 (not reset by system reset)

31										20	19	18	17	16
			ı		Rese	erved		1		ı	TIM6 _STOP	TIM5 _STOP	TIM8 _STOP	I2C2SM BUS_ TIMEOUT
15	14	13	12	11	10	9	8	7			rw 3	rw 2	rw 1	rw 0
I2C1SM BUS_ TIMEOUT	Reserved	TIM4 _STOP	TIM3 _STOP	TIM2 _STOP	TIM1 _STOP	WWDG _STOP	IWDG _STOP		Reserved	1	1	STDBY	STOP	SLEEP
rw		rw	rw	rw	rw	rw	rw					rw	rw	rw

Bit Field	Name	Description			
31:20	Reserved	Reserved, the reset value must be maintained			
19:17	TIMx_STOP	Stop the timer counter when the core stops $(x=6,5,8)$ .			
		Set or cleared by software.			
		0: When the core stops, the clock is still provided to the counter of the related timer,			
		and the timer output works normally;			
		1: When the core stops, turn off the clock of the counter of the related timer and			
		turn off the output of the timer at the same time.			
16:15	I2CxSMBUS_TIMEOUT	Stop the SMBUS timeout mode when the core stops $(x=2,1)$ .			
		Set or cleared by software.			
		0: Same as normal mode operation;			
		1: Freeze the timeout control of SMBUS.			
14	Reserved	Reserved, the reset value must be maintained			
13:10	TIMx_STOP	When the kernel enters the debugging state, the counter stops working $(x=4,3,2,1)$ .			
		Set or cleared by software.			
		0: The counter of the selected timer still works normally;			
		1: The counter of the selected timer stops working.			
9	WWDG_STOP	When the kernel enters the debug state, the debug window watchdog stops			
		working.			
		Set or cleared by software.			
		0: The window watchdog counter still works normally;			
		1: Window watchdog counter stops working.			
8	IWDG_STOP	The watchdog stops working when the kernel enters the debugging state.			
		Set or cleared by software.			
		0: Watchdog counter still works normally;			
		1: Watchdog counter stops working.			
7:3	Reserved	Reserved, must keep the reset value.			
2	STDBY	Debug STANDBY mode.			
		Set or cleared by software.			
		0:(FCLK off, HCLK off) The whole digital circuit is powered off. From the			
		software point of view, exiting the STANDBY mode is the same as resetting			
		(except that some status bits indicate that the microcontroller has just exited from			





Bit Field	Name	Description
		the STANDBY state).
		1:(FCLK ON, HCLK ON) The digital circuit part is not powered down, and the
		FCLK and HCLK clocks are clocked by the internal RLD oscillator. In addition, it
		is the same as resetting that the microcontroller exits the STANDBY mode by
		generating a system reset.
1	STOP	Debug STOP mode.
		Set or cleared by software.
		0:(FCLK OFF, HCLK OFF) In STOP mode, the clock controller disables all clocks
		(including HCLK and FCLK). When exiting from STOP mode, the configuration of
		the clock is the same as that after reset (the microcontroller is clocked by the 8MHz
		internal RC oscillator (HSI)). Therefore, the software must reconfigure the clock
		control system to start PLL, crystal oscillator, etc.
		1:(FCLK ON, HCLK ON) In STOP mode, the FCLK and HCLK clocks are
		provided by the internal RC oscillator. When exiting the STOP mode, the software
		must reconfigure the clock system to start PLL, crystal oscillator, etc. (the same
		operation as when this bit is set to 0).
0	SLEEP	Debug SLEEP mode.
		Set or cleared by software.
		0:(FCLK is on, HCLK is off) In SLEEP mode, FCLK is provided by the previously
		configured system clock, while HCLK is off. Since SLEEP mode does not reset the
		configured clock system, the software does not need to reconfigure the clock
		system when exiting from SLEEP mode.
		1:(FCLK ON, HCLK ON) In SLEEP mode, both the FCLK and HCLK clocks are
		provided by the previously configured system clock.



# 23 Unique Device Serial Number (UID)

#### 23.1 Introduction

MCU series products have two built-in unique device serial numbers with different lengths, namely 96-bit UID (Unique device ID) and 128-bit UCID (Unique Customer ID). These two device serial numbers are stored in the system configuration block of the Flash memory, and the information is programmed during manufacture, and any MCU microcontroller is guaranteed to be unique under any circumstances. It can be read by user applications or external devices through CPU or SWD interface and cannot be modified.

UID is 96 bits, which is usually used as serial number or password. When writing Flash memory, this unique identifier is combined with software encryption and decryption algorithm to further improve the security of code in Flash memory.

The UCID is 128 bits and complies with the definition of the Nsing technology chip serial number. It contains information about chip production and version.

### 23.2 UID Register

Start address: 0x1FFF F7F0, 96 bits in length.

### 23.3 UCID Register

Start address: 0x1FFF F7C0, 128 bits in length.

Email: sales@nsing.com.sg



# **24 Version History**

Version	Date	Changes
V1.0.0	2023.06.06	Initial version



### 25 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections. enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.