

Application Note

AN_N32G43x_N32L43x_N32L40x_USB_Xtal_Less_Application_Note

Introduction

In embedded product development, the USB device is often used, because the USB clock accuracy requirement, and in most cases will use external high speed crystal as the clock source to ensure accuracy, of course, in some applications, there is no external high-speed crystal, at this point you can use the USB xtal_less mode to ensure USB clock precision and the normal transmission of USB data.

This document mainly introduces the USB xtal_less mode, MCU does not need to connect to high-speed external crystal, this document is only applicable to nations MCU products, currently supported product series are N32G43x, N32L40x and N32L43x series.



Contents

Introdu	Introduction1				
1.	Overview	3			
2.	Configure the sytem clock and UCDR module	4			
2.1	Modify system clock	4			
2.2	Select Xtal_Less mode	4			
2.3	Configure UCDR module	4			
3.	Demo presentation	7			
4.	Version history	8			
5.					



1. Overview

The USB2.0 full-speed protocol has a transmission rate of 12Mbps (12Mbps \pm 0.025%(2500ppm)), and the system clock of USB is four times as long as the transmission rate, is 48MHz. In order to obtain an accurate 48MHz clock, there are two ways to achieve it in N32G43x series, N32L40x series and N32L43x series. One is to use external HSE crystal to obtain an accurate 48MHz clock by frequency doubling and frequency division. The other is to use the UCDR module inside the chip to get an accurate 48MHz clock.

This document describes how to obtain an accurate 48MHz clock by using the UCDR module inside the chip. The following uses the N32L40x series as an example.



2. Configure the System Clock and UCDR Module

2.1 Modify System Clock

SYSCLK_USE_HSI_PLL is selected for the system clock for there id no external high-speed crystal.

I Options for Target 'N32L40x'	\geq
Device Target Output Listing Vser C/C++ Asm Linker Debug Vtilities	
Preprocessor Symbols Define: 3TDPERIPH_DRIVER.USE_FULL_ASSERT=1,XTALLESS = SYSCLK_SRC=SYSCLK_USE_HSI_PLL Undefine:	
- Language / Code Generation	

2.2 Select Xtal_Less Mode

The xtal less mode can be selected by setting the macro "XTALLESS = 1".

Options for Target 'N32 Device Target Output Li) lities]				
Preprocessor Symbols Define: N32L40X, USE_STDPERIPH_DRIVER, USE_FULL_ASSERT= .XTALLESS = 1.5YSCLK_SRC=SYSCLF Undefine:						
Language / Code Generation Execute-only Code Optimization: Level 0 (-O0) Optimize for Time Split Load and Store Mult One ELF Section per Fur	Strict ANSI C Warning Enum Container always int Plain Char is Signed Read-Only Position Independent	gs: All Warnings Thumb Mode No Auto Includes C99 Mode GNU extensions				
Include Paths inc;						
	OK Cancel Defaults	Help				

2.3 Configure UCDR Module

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg

4 / 9



```
1/**
 * @brief SB XtallessIni.
* @param RCC UCDR300MSource: ucdr source
* @return USBClock set Status.
.*/
void USB XtallessIni(uint32 t RCC UCDR300MSource)
]{
 ····uint32 t time;
····/*·Check·the·parameters·*/
 ....assert_param(IS_RCC_UCDR300M_SRC(RCC_UCDR300MSource));
 ····RCC->APB1PCLKEN |= RCC_APB1PCLKEN_AFECEN;
  /* Clear UCDR300MSEL bits */
  ···RCC->CFG3·&=·RCC_UCDR300MSource_MASK; ·//RCC_UCDR300M_SRC_MASK;
   · /* ·Set ·UCDR300MSEL ·bits ·*/
   RCC->CFG3 | = RCC UCDR300MSource;
   · /* ·Select · the ·USB · Crystal · Mode ·*/
  ···RCC->CFG3·|=·RCC_USBXTALESS_LESSMODE;
  \cdots / * \cdot \texttt{Enable} \cdot \texttt{LDO} \cdot \texttt{for} \cdot \texttt{OSC} \cdot \texttt{UCDR} \cdot * / \longrightarrow
   EnOsc300Ldo();
   time = 0x4000;
   while(time--);
   .../* Enable iBias for OSC UCDR */>
    EnOsc300Ibias();
   \cdot \cdot time = \cdot 0x4000;
   while(time--);
   \cdots / * ·Enable ·Core ·for ·OSC ·UCDR ·* / \rightarrow
     EnOsc300Core();
  \cdots time = \cdot 0x4000;
  while(time--);
 ····/*·Enable·UDCR·*/
  ···RCC->CFG3 · | = ·RCC_UCDR_ENABLE;
   time = 0x4000;
  while(time--);
   return;
```

After the UCDR configuration is completed, the bus signal input by USB host will be detected to obtain the accurate USB data bit width, and then through OSC300MHz frequency division to obtain the accurate USB communication clock. The USB initialization process is the same as in xtal mode.

After the UCDR configuration is complete, don't enable ESOF interrupt, and then enable ESOF interrupt after receiving SOF frame, see Figure 2-1.

To ensure the quality of USB communication, reset the UCDR module in the following cases:


1. When the USB device is just inserted, the UCDR module is reset when the first SOF frame is received after each enumeration because the signal is unstable, see Figure 2-1;

nsing.com.sg




Figure 2-1					
#if (IMR MS	K & STS SOF)				
····if (wIs	tr & STS SOF & wInterrupt	Mask)			
		_			
Se	tISTR((uint16 t)CLR SOF);				
_	tPackSOF++;				
i f .	(USB SET CONFIGED FLAG ==	true)			
		cruc,			
	USB SET CONFIGED FLAG =	false			
#if (XTALLE		laise,	Reset UCDR		
	RCC->APB1PRST = RCC APB	10000	UCDDDST.		
	RCC -> APB1PRST &= -RCC APB				
#endif	-RCC->AFBIFR51 &= *~RCC_AF	DIFKOL	UCDRESI,		
	CotTCED/(uint16 t)CID E	SOE) .			
	SetISTR((uint16_t)CLR_E				
	wInterrupt Mask = IMR MSI		Enable ESOF interrupt		
	SetCNTR(wInterrupt_Mask));			
•••••					
_	(EsofUcdrDis == 0xAA)				
· · · · · · · · · · • • • • • • • • • •		Enable I	ESOF interrupt reset UCDR		
	EsofUcdrDis = 0;				

 Reset the UCDR module after receiving an ESOF interrupt. To prevent repeated resetting of the UCDR module, after completing the UCDR reset during an ESOF interrupt, restart the UCDR module after receiving the SOF frame during an ESOF interrupt, see Figure 2-1 and Figure 2-2.



3. After the USB is suspend, reset the UCDR module, see Figure 2-3.



For more details, see DEMO in Application Notes please.

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



3. Demo Presentation

Select N32L40x series minimum system development board N32L40XCL-STB V1.0. Figure 3-1 shows N32L40XCL-STB V1.0 minimum system development board. Please refer to "UG_N32L40XCL-STB Development Board Hardware Usage Guide" for the use of development board.




Figure 3-1 Development board layout

J4 on the development board is the USB download and debugging interface, and J3 is the USB device interface. After the code is compiled and downloaded to the board through J4, reset and run, and then connect J3 port to the computer, it can be seen that the computer recognizes the keyboard device, press KEY1(PA4) button, and the computer enters "a".

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



4. Version History

Date	Version	Remark
2022/07/26	V1.0	New document



5. Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD.(Hereinafter referred to as NSING).

This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.