

# **N32G030x Series**

## Errata Sheet

## Contents

<b>1</b>	<b>Errata List .....</b>	<b>4</b>
<b>2</b>	<b>Power Control (PWR) .....</b>	<b>6</b>
2.1	Power On After Power Off .....	6
<b>3</b>	<b>Reset And Clock Control (RCC) .....</b>	<b>7</b>
3.1	When Running The Program, The LSI Has Deviation .....	7
3.2	Lse Is Affected By Toggling Of Adjacent Pins .....	7
3.3	HSE Instability Causes Chips To Run Off.....	7
<b>4</b>	<b>GPIO And AFIO .....</b>	<b>8</b>
4.1	GPIO Analog Function .....	8
4.2	IO Reverse Current .....	8
<b>5</b>	<b>Analog/Digital Conversion(ADC).....</b>	<b>9</b>
5.1	When The Injection Channel Is Triggered, The Regular Channel Is Also Triggered .....	9
5.2	ADC Injection Channel Conversion .....	9
<b>6</b>	<b>SPI&amp;I2S Interfaces .....</b>	<b>10</b>
6.1	SPI Interface .....	10
6.1.1	SPI Baud Rate Setting When CRC Is Enabled.....	10
6.1.2	Checking Slave Mode CRC .....	10
6.1.3	When The Power Supply Voltage Is 1.8V~2.0V, The SPI Data Rate May Not Reach 18Mbps .....	10
6.2	I2S Interface .....	11
6.2.1	PCM Long Frame Mode .....	11
6.2.2	I2S Master Clock Is Not Output .....	11
<b>7</b>	<b>I2C Interface .....</b>	<b>12</b>
7.1	Handling Software Event Before Current Byte Transferring.....	12
7.2	Attentions When Reading A Single Byte At Time .....	12
7.3	Using DMA Concurrently With Other Peripherals.....	13
<b>8</b>	<b>Universal Synchronous Asynchronous Receiver Transmitter (USART).....</b>	<b>14</b>
8.1	Parity Error Flag.....	14

8.2	RTS Hardware Flow Control .....	14
<b>9</b>	<b>Timer(TIM).....</b>	<b>15</b>
9.1	TIM Overcapture.....	15
9.2	ADTIM And GPTIM Cannot Generate Compare Events Under Certain Circumstances .....	15
<b>10</b>	<b>Low Power Timer(LPTIM) .....</b>	<b>15</b>
10.1	LPTIM Count Mode.....	15
<b>11</b>	<b>Real Time Clock (RTC).....</b>	<b>16</b>
11.1	RTC Timing.....	16
11.2	RTC Subsecond Match .....	16
11.3	RTC Second Match.....	16
11.4	RTC Calendar Function Cannot Be Initialized Multiple Times Within 1 Second.....	16
11.5	RTC Triggers TISOVF Flag By Mistake .....	17
11.6	RTC_DATE Register Lock .....	17
<b>12</b>	<b>Chip Marking And Revision Description .....</b>	<b>18</b>
<b>13</b>	<b>Version History.....</b>	<b>19</b>
<b>14</b>	<b>Disclaimer .....</b>	<b>20</b>

# 1 Errata List

Table 1-1 Overview of Errata

Errata Link		Chip Version		
		Version A	Version B	
<a href="#">Ch 2: Power Control (PWR)</a>	2.1: Power On After Power Off	•	-	
<a href="#">Ch 3: Reset And Clock Control (RCC)</a>	3.1: When Running The Program, The LSI Has Deviation	•	•	
	3.2: LSE Is Affected By Toggling Of Adjacent Pins	•	•	
	3.3: HSE Instability Causes Chips To Run Off	•	•	
<a href="#">Ch 4: GPIO and AFIO</a>	4.1: GPIO Analog Function	•	•	
	4.2: IO Reverse Current	•	•	
<a href="#">Ch 5: Analog/Digital Conversion (Adc)</a>	5.1: When The Injection Channel Is Triggered, The Regular Channel Is Also Triggered	•	•	
	5.2: ADC Injection Channel Conversion	•	-	
<a href="#">Ch 6: Spi&amp;I2s Interfaces</a>	6.1: Spi Interface	Section 6.1.1: Spi Baud Rate Setting When Crc Is Enabled	•	•
		Section <b>Error! Reference source not found.:</b> Checking Slave Mode CRC Check	•	•
		Section 6.1.3: When The Power Supply Is 1.8V~2.0V, The SPI Data Rate May Not Reach 18Mbps	•	•
	6.2: I2S Interface	Section 6.2.1: PCM Long Frame Mode	•	•
		Section 6.2.2: I2S Master Clock Is Not Output	•	-
<a href="#">Ch 7: I2c Interface</a>	7.1: Handling Software Events Before Current Byte Is Transferring	•	•	

	7.2: Attentions When Reading A Single Byte At Time	•	•
	7.3: Using DMA Concurrently With Other Peripherals	•	-
Ch 8: Universal Synchronous Asynchronous Receiver (Usart)	8.1: Parity Error Flag	•	•
	8.2: RTS Hardware Flow Control	•	•
Ch 9: Timer(TIM)	9.1: TIM Overcapture	•	•
	9.2: ADTIM And GPTIM Cannot Generate Compare Events Under Certain Circumstances	•	•
Ch 10: LPTIM	10.1: LPTIM Count Mode	•	-
Ch 11: Real-Time Clock (Rtc)	11.1: RTC Timing	•	-
	11.2: RTC Subsecond Match	•	•
	11.3: RTC Second Match	•	•
	11.4: RTC Calendar Function Cannot Be Initialized Multiple Times Within 1 Second	•	•
	11.5: RTC Triggers The TISOVF Flag By Mistake	•	•
	11.6: RTC_DATA Register Lock	•	•

Notes:

1) •: problem present

2) -: problem absent

## 2 Power Control (PWR)

### 2.1 Power On After Power Off

**Description:**

When the power supply voltage drops to around 1.6V (not completely power down) and then returns to the normal operating voltage, there may be a possibility of unsuccessful power-up.

**Workaround:**

When the MCU is powered off, it is necessary to ensure that the chip's VDD voltage drops to below 100mV, and then powered on to the normal operating voltage.

### 3 Reset And Clock Control (RCC)

#### 3.1 When Running the Program, The LSI Has Deviation

**Description:**

When running the program, the LSI has high jitter, the average frequency (1S time) is  $30K \pm 1KHz$ , and the instantaneous frequency is  $20K \sim 45KHz$ .

**Workaround:**

For precise timing, it is recommended that customers use LSE instead of LSI.

#### 3.2 LSE Is Affected by Toggling of Adjacent Pins

**Description:**

LSE is affected by toggling of adjacent pins.

**Workaround:**

Avoid toggling of adjacent pins of LSE

#### 3.3 HSE Instability Causes Chips to Run Off

**Description**

When HSE is enable, running the code directly after the HSE ready flag is set, then the system program may run away due to unstable the HSE clock.

**Workaround:**

After enabling HSE, add a software delay of about 10 milliseconds, then wait for the HSE Ready flag to be set before running the code.

## **4 GPIO And AFIO**

### **4.1 GPIO Analog Function**

**Description:**

When the 4 GPIOs (PA1/PA2/PA3/PA4) are in the high-level output state, and they switch to the analog function, there will be a transient output voltage drop of about 30mv during the switching process.

**Workaround:**

Avoid the above usage methods.

### **4.2 IO Reverse Current**

**Description:**

If the IO that does not support failsafe function is powered on before VDD, an exception may occur at this time, and the external pin reset cannot return to normal after the exception.

**Workaround:**

It is recommended that customers use the power-on of VDD prior to the power-on of IO.



## 5 Analog/Digital Conversion (ADC)

### 5.1 When Injection Channel is Triggered, The Regular Channel is Also Triggered

**Description:**

When performing ADC continuous conversion with external triggering disable for regular channels, and an injection channel conversion is triggered by software or hardware, the regular channel may be triggered for conversion, and the corresponding status bits of the regular channels conversion will be set.

**Workaround:**

Ignore the flags and data generated by the regular channel.

### 5.2 ADC Injection Channel Conversion

**Description:**

Injection channel conversion is triggered at the moment when regular channel conversion is completed, and the injection channel conversion cannot be completed.

**Workaround:**

None

## 6 SPI&I2S Interfaces

### 6.1 SPI Interface

#### 6.1.1 SPI Baud Rate Setting When CRC Is Enabled

**Description:**

When the CRC check function is turned on, depending on the operating environment of the SPI interface, such as board-level delay, ambient temperature, etc. CRC errors may occur for both the SPI master and slave.

In an ideal laboratory environment at room temperature, when the SPI clock is greater than 14MHz, an abnormal CRC check error may occur.

**Workaround:**

When the CRC function is enabled, it is recommended to configure the CRC clock frequency to not exceed 14MHz.

When a CRC exception error occurs, it is recommended to reduce the configured SPI baud rate.

#### 6.1.2 Checking Slave Mode CRC

**Description:**

In SPI operating in slave mode with CRC validation enabled, even if the NSS pin is at the high level, a CRC calculation continues if SPI receives the clock signal.

**Workaround:**

Before using the CRC validation, clear the CRC data register to ensure synchronization between the CRC checks of the master and slave devices. The clearing steps are as follows:

1. Reset SPI enable bit (set to 0)
2. Reset CRC check bit (set to 0)
3. Set CRC check bit (set to 1)
4. Set SPI enable bit (set to 1)

#### 6.1.3 When Power Supply Voltage is 1.8V~2.0V, SPI Data Rate May Not Reach 18Mbps

**Description:**

When the power supply voltage is 1.8V~2.0V, the SPI data rate may not reach 18Mbps depending on the IO and board-level wiring delay characteristics.

The highest communication rate measured in the ideal environment of the laboratory is:

-25°C ~ 45°C: rate to 18Mbps.

-40°C ~ -25°C, 45°C-105°C: rate to 12Mbps.

**Workaround:**

If customers have SPI communication requirements at high or low temperatures with a 1.8V power supply, it is recommended to contact the technical support of NSING TECHNOLOGIES PTE. LTD.

## 6.2 I2S Interface

### 6.2.1 PCM Long Frame Mode

**Description:**

When I2S operates in master mode, PCM long frame mode, and the data format is "32bit" or "16bit extended to 32bit", the WS signal is one cycle per 16bit instead of 32bit.

**Workaround:**

When I2S is the master mode and the long frame mode must be used, the 16bit data mode should be used.

### 6.2.2 I2S Master Clock Is Not Output

**Description**

When I2S operates in master mode, MCLK is enabled, and MCLK does not output after I2S transmission starts.

**Workaround:**

None

## 7 I2C Interface

### 7.1 Handling Software Event Before Current Byte Transferring.

#### Description:

In the occurrence of events EV7, EV7\_1, EV6\_1, EV6, EV2, EV8, and EV3, it is essential to handle the events before the current byte transfer to prevent issues such as reading an extra byte, obtaining duplicate data, or losing data. If the software fails to read the N-1th byte before the stop signal generation, the data in the shift register for the Nth byte may become corrupted (shifted one bit to the left).

#### Workaround:

1. When transferring more than one byte in I2C, consider using DMA if possible.
2. When using I2C interrupts, set the interrupt priority to the highest priority in the application
3. When the read data reaches the N-1th byte:
  - a) Check that BSF (Byte Shift Flag) is set to 1.
  - b) Configure SCL as a GPIO open-drain output and set it to 0.
  - c) Set STOPGEN to 1.
  - d) Read the (N-1)th byte.
  - e) Configure SCL back to I2C multiplex open-drain output mode.
  - f) Read the last byte.

### 7.2 Attentions When Reading a Single Byte at Time

#### Description:

In master read mode, errors in reading data may occur when reading single-byte.

#### Workaround:

Single byte read:

- a) Upon receiving ADDR<sub>F</sub>
- b) Set ACKEN 0
- c) Clear ADDR<sub>F</sub> bit (by reading STS1 and then STS2)
- d) Set STOPGEN to 1

- e) Read one byte of data.

### 7.3 Using DMA Concurrently with Other Peripherals

**Description:**

When using DMA for I2C communication, concurrent DMA usage by other peripherals may result in abnormal I2C communication.

**Workaround:**

Two workarounds are available:

1. Disable DMA for other peripherals when using DMA for I2C communication.
2. Set the DMALAST bit of I2C->CTRL2 when receiving the penultimate byte.

## 8 Universal Synchronous/Asynchronous Receiver Transmitter

### 8.1 Parity Error Flag

**Description:**

During the reception of a byte of data, if a parity error is detected before receiving the stop bit, the parity error flag is set. During this period, the parity error flag cannot be cleared through software (by reading the status register and then reading the data register). If the parity error interrupt is enabled, it may repeatedly enter the parity error interrupt handling function.

**Workaround:**

When the read data buffer flag is set, clear the parity error flag after receiving the data. If the parity error interrupt is enabled, to avoid multiple entries into the interrupt handling function, disable the parity error interrupt upon the first entry into the parity error interrupt, and then re-enable the parity error interrupt after receiving the data.

### 8.2 RTS Hardware Flow Control

**Description:**

When the RTS (Request to Send) hardware flow control is enable, and a USART receives a frame of data, the RTS signal is automatically asserted (pulled high) upon receiving the first byte of data. If this first byte is not promptly read from the data register, upon receiving the next byte of data, the RTS signal is de-asserted (pulled low) again, and the USART waits for the reception of the next frame of data.

**Workaround:**

Before the next new data is received, the data is read out from the data register in time.

## 9 Timer (TIM)

### 9.1 TIM Over-capture

**Description:**

When reading the capture data register data (normally, reading the data register will clear the capture flag), if an external trigger capture occurs, even if the previous capture has been correctly read and the new capture data has been accurately sent to the register, but the over-capture flag is still detected. The system is critical for over-capture, but no capture data is lost.

**Workaround:**

None

### 9.2 ADTIM And GPTIM Cannot Generate Compare Events Under Certain Circumstances

**Description**

In edge-aligned mode, and up-counting PWM1 mode, when CCDATx shadow register value is greater than or equal to AR value in current PWM cycle, and if the CCDATx shadow register value cycle is equal to 0 in the next PWM cycle. No compare event will occur when the count value of the PWM period counter is equal to the value of the CCDATx shadow register value is 0.

**Workaround:**

If it is not necessary for the compare event to be generated when the counter value equals the CCDATx shadow register value of 0, the compare event from another channel can substitute for the missing compare event.

## 10 Low Power Timer (LPTIM)

### 10.1 LPTIM Count Mode

**Description:**

Configure the LPTIM clock source selection to use the internal clock source timing. In this configuration, the counter mode increments with each valid clock pulse on the LPTIM external Input1. The count value CNT can only count to ARR-1 in this mode, while other configurations allow the count to reach ARR.

**Workaround:**

None

## 11 Real Time Clock (RTC)

### 11.1 RTC Timing

**Description:**

While the RTC is active, if an NRST (external reset) occurs, the reset period will cause the RTC to stop counting.

**Workaround:**

No solution is provided for this issue.

### 11.2 RTC Sub-second Match

**Description:**

When using the RTC programmable alarm clock, disable the matching of date, hour, minute, and second mode, only enable the matching of the sub-seconds mode. This means that an alarm interrupt is generated when the sub-seconds match every second. However, the alarm interrupt is not generated at the first sub-seconds match after enabling RTC alarm, and the alarm interrupt is generated for each sub-second match after that.

**Workaround:**

No solution is provided for this issue.

### 11.3 RTC Second Match

**Description:**

When the RTC alarm is configured in second match mode, the chip enters SLEEP mode. If an alarm interrupt wakes up the chip from SLEEP mode and the interrupt handling function is executed (only clearing the interrupt flag), and the chip immediately enters STOP mode, the next alarm interrupt cannot wake up the chip from STOP mode.

**Workaround:**

Before configuring the RTC time, it is necessary to enter the RTC initialization mode. Before entering this mode, ensure that the sub-second register value is less than the synchronous prescaler value and not equal to 0.

### 11.4 RTC Calendar Function Prohibits Multiple Initializations Within 1 Second

**Description:**



Multiple initializations of the RTC calendar function within 1 second will result in the inability to generate RTC alarm interrupts.

**Workaround:**

The interval between two initializations of the RTC calendar function must be at least 1 second.

## 11.5 RTC Incorrectly Triggers TISOVF Flag

**Description:**

When the system wakes up from STANDBY mode or reset by IWDG timeout, TISOVF in RTC may be set incorrectly .

**Workaround:**

Before entering STANDBY mode or when the system is reset by IWDG timeout, when the SHOPF flag is 0, configure RTC\_SCTRL.SUBF[14:0] register once, and the SHOPF flag will be set to 1. When the SHOPF flag is 0 again, it should configure RTC\_SCTRL.SUBF[14:0] register for the second time. This will solve the issue.

*Note: that NRST cannot be triggered during above process.*

## 11.6 RTC\_DATE Register Locked


**Description:**

1. Before the system software reset, if the RTC\_DATE register is not read after reading the RTC\_SUBS or RTC\_TSH shadow register, and the RTC\_DATE register will restores the default value after the system software resets and initializes the RTC without configuration or reads the RTC\_DATE register;
2. When reading the calendar, after reading the RTC\_SUBS or RTC\_TSH shadow register, the value of the RTC\_DATE register remains unchanged;

**Workaround:**

1. Read the RTC\_DATE register before initializing the RTC;
2. After reading the RTC\_SUBS or RTC\_TSH shadow register, then read the RTC\_DATE register;

## 12 Chip Marking and Revision Description



## 13 Version History

Version	Date	Changes
V1.0	2022.3.18	Initial version
V1.1	2022.6.15	<ol style="list-style-type: none"> <li>1. Add section 9.2, ADTIM and GPTIM cannot generate compare events under certain circumstances</li> <li>2. Modify section 3.1. Does not specify the specific value of the toggle frequency and pin.</li> <li>3. Delete watermark, modify notice</li> <li>4. Add section 11.4, RTC calendar function cannot be initialized multiple times within 1 second</li> </ol>
V1.2	2022.10.10	<ol style="list-style-type: none"> <li>1. Add section 3.1</li> <li>2. Add section 6.1.3</li> <li>3. Modify 6.1.1</li> </ol>
V1.3.0	2023.7.31	<ol style="list-style-type: none"> <li>1. Add section 3.3</li> <li>2. Add section 11.5</li> <li>3. Add section 11.6</li> </ol>

## 14 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD.(Hereinafter referred to as NSING).

This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.