

# **N32G032 Series**

## **Errata Sheet**

# Contents

<b>1 Errata List .....</b>	<b>4</b>
<b>2 Power Control (PWR) .....</b>	<b>6</b>
2.1 Power On after Power Off .....	6
<b>3 Reset and Clock Control (RCC) .....</b>	<b>7</b>
3.1 When Running the Program, the LSI Has Deviation .....	7
3.2 LSE Is Affected by Toggling of Adjacent Pins .....	7
3.3 Abnormal Function after PLL Division Value Is Reset.....	7
3.4 HSI Output Jitter.....	7
3.5 LSE Has Difficulty Starting Oscillation at High Temperatures of 105°C.....	7
3.6 LSE Power-Up/Down Related Issue.....	8
3.7 HSE Instability Causes Chips to Run Off.....	8
<b>4 GPIO and AFIO .....</b>	<b>9</b>
4.1 GPIO Analog Function .....	9
4.2 IO Reverse Current.....	9
<b>5 Analog/Digital Conversion (ADC) .....</b>	<b>10</b>
5.1 When the Injection Channel Is Triggered, the Regular Channel Is also Triggered.....	10
5.2 ADC Injected Channel Conversion.....	10
5.3 ADC Input Noise .....	10
<b>6 Operational Amplifier (OPAMP).....</b>	<b>11</b>
6.1 The Output Impedance of OPAMP Is Higher than Expected.....	11
<b>7 Serial Peripheral Interface (SPI).....</b>	<b>11</b>
7.1 SPI Interface .....	12
7.1.1 SPI Baud Rate Setting When CRC Is Enabled .....	12
7.1.2 Checking Slave Mode CRC .....	12
7.1.3 When the Power Supply Voltage Is 1.8V~2.0V, the SPI Data Rate May Not Reach 12Mbps .....	12
7.2 I2S Interface .....	13
7.2.1 PCM Long Frame Mode .....	13

7.2.2	No MCLK Output in I <sup>2</sup> S Master Mode.....	13
<b>8</b>	<b>I<sup>2</sup>C Interface .....</b>	<b>14</b>
8.1	Handling Software Event before Current Byte Transferring .....	14
8.2	Attentions When Reading a Single Byte at Time.....	14
8.3	Using DMA Concurrently with Other Peripherals.....	15
<b>9</b>	<b>Universal Synchronous Asynchronous Receiver Transmitter(USART) .....</b>	<b>16</b>
9.1	Parity Error Flag .....	16
9.2	RTS Hardware Flow Control .....	16
<b>10</b>	<b>Timer (TIM) .....</b>	<b>17</b>
10.1	Timer Repetitive Capture Detection .....	17
10.2	ADTIM and GPTIM Cannot Generate Compare Events under Certain Circumstances .....	17
<b>11</b>	<b>Low Power Timer (LPTIM) .....</b>	<b>18</b>
11.1	LPTIM COUNTMODE Counting .....	18
11.2	LPTIM Can Only Trigger "Compare Match Interrupt" .....	18
11.3	LPTIM ARROK and CMPOK Interrupt Sources limited Functionality .....	18
<b>12</b>	<b>Real Time Clock (RTC) .....</b>	<b>19</b>
12.1	RTC Timing .....	19
12.2	RTC Subsecond Match .....	19
12.3	RTC Second Match.....	19
12.4	The RTC Calendar Function Prohibits Multiple Initializations within 1 Second .....	20
12.5	RTC Incorrectly Triggers TISOVF Flag .....	20
12.6	RTC_DATE Register Locked .....	20
<b>13</b>	<b>Controller Area Network (CAN) .....</b>	<b>21</b>
13.1	CAN Active Error.....	21
<b>14</b>	<b>Chip marking and Revision Description.....</b>	<b>22</b>
<b>15</b>	<b>Version History.....</b>	<b>23</b>
<b>16</b>	<b>Disclaimer .....</b>	<b>24</b>

# 1 Errata List

Table 1-1 Overview of Errata

	Errata Link	Chip Version		
		Version A	Version B	Version C
Ch 2: Power Control (PWR)	<a href="#">2.1: Power on after power off</a>	•	•	-
	<a href="#">3.1: When running the program, the LSI has deviation</a>	•	•	•
	<a href="#">3.2: LSE is affected by toggling of adjacent pins</a>	•	•	•
Ch 3: Reset And Clock Control (RCC)	<a href="#">3.3: Abnormal function after PLL division value is reset</a>	•	-	-
	<a href="#">3.4: HSI output jitter</a>	•	-	-
	<a href="#">3.5: LSE has difficulty starting oscillation at high temperatures of 105°C</a>	•	-	-
	<a href="#">3.6: LSE power-up/down related issue</a>	•	•	•
Ch 4: GPIO And AFIO	<a href="#">3.7: HSE instability causes chips to run off</a>	•	•	•
	<a href="#">4.1: GPIO analog function</a>	•	•	•
Ch 5: Analog/Digital Conversion (ADC)	<a href="#">4.2: IO reverse current</a>	•	•	•
	<a href="#">5.1: When the injection channel is triggered, the regular channel is also triggered</a>	•	•	•
	<a href="#">5.2: ADC injected channel conversion</a>	•	•	-
Ch 6: Operational Amplifier (OPAMP)	<a href="#">5.3: ADC input noise</a>	•	•	-
	<a href="#">6.1: The output impedance of OPAMP is higher than expected</a>	•	-	-
Ch 7: Serial Peripheral Interface (SPI)	<a href="#">7.1.1: SPI baud rate setting when CRC is enabled</a>	•	•	•
	<a href="#">7.1: SPI</a>	•	•	•
	<a href="#">7.1.2: checking slave mode CRC</a>	•	•	•
	<a href="#">7.1.3: When the power supply voltage is 1.8V~2.0V, the SPI data rate may not reach 12Mbps</a>	•	•	•
	<a href="#">7.2: I<sup>2</sup>S</a>	•	•	•
Ch 8: I <sup>2</sup> C Interface	<a href="#">7.2.1: PCM long frame mode</a>	•	•	•
	<a href="#">7.2.2: No MCLK output in I<sup>2</sup>S master mode</a>	•	•	•
	<a href="#">8.1: Handling software event before current byte is transferring</a>	•	•	•
Ch 9: Universal Asynchronous Receiver (USART)	<a href="#">8.2: Attentions when reading a single byte at time</a>	•	•	•
	<a href="#">8.3: Using DMA concurrently with other peripherals</a>	•	•	-
Ch 10: Timer (TIM)	<a href="#">9.1: Parity error flag</a>	•	•	•
	<a href="#">9.2: RTS hardware flow control</a>	•	•	•
Ch 11: Low Power Timer (LPTIM)	<a href="#">10.1: TIM repetitive capture detection</a>	•	•	•
	<a href="#">10.2: ADTIM and GPTIM cannot generate compare events under certain circumstances</a>	•	•	•
	<a href="#">11.1: LPTIM COUNTMODE counting</a>	•	•	-
Ch 12: Real Time Clock (RTC)	<a href="#">11.2: LPTIM triggering only "compare match interrupt"</a>	•	-	-
	<a href="#">11.3: LPTIM ARROK and CMPOK interrupt sources limited functionality</a>	•	-	-
	<a href="#">12.1: RTC timing</a>	•	•	-
	<a href="#">12.2: RTC subsecond match</a>	•	•	•
Ch 12: Real Time Clock (RTC)	<a href="#">12.3: RTC second match</a>	•	•	•
	<a href="#">12.4: The RTC calendar function prohibits multiple initializations within 1 second</a>	•	•	•
	<a href="#">12.5: RTC incorrectly triggers TISOVF flag</a>	•	•	•
	<a href="#">12.6: RTC_DATA register locked</a>	•	•	•

Ch 13:  
Controller  
Area Network  
(CAN) [13.1: CAN Active Error](#)

• • •

*Notes:*

(1) ●: *problem present*

(2) -: *fixed*

## **2. Power Control (PWR)**

### **2.1 Power On after Power Off**

#### **Description**

When the power supply voltage drops to around 1.6V (not completely power down) and then returns to the normal operating voltage, there may be a possibility of unsuccessful power-up.

#### **Workaround**

When the MCU is powered off, it is necessary to ensure that the chip's VDD voltage drops to below 100mV, and then powered on to the normal operating voltage.

### 3. Reset and Clock Control (RCC)

#### 3.1 When Running the Program, the LSI Has Deviation

##### Description

When running the program, the LSI has high jitter, the average frequency (1S time) is  $30K \pm 1KHz$ , and the instantaneous frequency is  $20K \sim 45KHz$ .

##### Workaround

For precise timing, it is recommended that customers use LSE instead of LSI.

#### 3.2 LSE Is Affected by Toggling of Adjacent Pins

##### Description

LSE is affected by toggling of adjacent pins.

##### Workaround

Avoid toggling of adjacent pins of LSE.

#### 3.3 Abnormal Function after PLL Division Value Is Reset

##### Description

Abnormal function after PLL division value is reset.

##### Workaround

After a system reset, configure the PLL output division value to 01 first, and then configure it to 00 to reset the function.

#### 3.4 HSI Output Jitter

##### Description

When the frequency of periodic jitter on VDDD is 2MHz, the frequency deviation of HSI is approximately  $\pm 8\%$ .

##### Workaround

None.

#### 3.5 LSE Has Difficulty Starting Oscillation at High Temperatures of 105°C

##### Description

The LSE oscillator has difficulty starting oscillation at high temperature of 105°C.

**Workaround**

None.

### **3.6 LSE Power-Up/Down Related Issue**

**Description**

If LSE (Low-Speed External) oscillator is enabled, When the power supply voltage drops to around 1.6V (not completely power down) and then returns to the normal operating voltage, there may be a possibility of unsuccessful power-up.

**Workaround**

If LSE has been enabled, when the MCU is powered down, it is necessary to ensure that the chip's VDD voltage drops to below 100mV before powering up to the normal operating voltage.

### **3.7 HSE Instability Causes Chips to Run Off**

**Description**

When HSE is enabled, running the code directly after the HSE Ready flag is set, then the system program may run off due to the unstable HSE clock.

**Workaround**

After enabling HSE, add a software delay of about 10 milliseconds, then wait for the HSE Ready flag to be set before running the code.



## **4. GPIO and AFIO**

### **4.1 GPIO Analog Function**

#### **Description**

When the 4 GPIOs( PA1/PA2/PA3/PA4) are in the high-level output state, and they switch to the analog function, there will be a transient output voltage drop of about 30mv during the switching process.

#### **Workaround**

Avoid the above usage methods.

### **4.2 IO Reverse Current**

#### **Description**

If the IO that does not support failsafe function is powered on before  $V_{DD}$ , an exception may occur at this time, and the external pin reset cannot return to normal after the exception.

#### **Workaround**

It is recommended that customers use the power-on of  $V_{DD}$  prior to the power-on of IO.

## **5. Analog/Digital Conversion (ADC)**

### **5.1 When the Injection Channel Is Triggered, the Regular Channel Is also Triggered**

#### **Description**

When performing ADC continuous conversion with external triggering disabled for regular channels, and an injection channel conversion is triggered by software or hardware, the regular channels may be triggered for conversion, and the corresponding status bits for the regular channels will be set.

#### **Workaround**

Ignore the flags and data generated by the regular channels.

### **5.2 ADC Injected Channel Conversion**

#### **Description**

Injecting channel conversion is triggered at the moment when regular channel conversion is completed, and the injected channel conversion cannot be completed.

#### **Workaround**

None.

### **5.3 ADC Input Noise**

#### **Description**

When there's high-frequency noise at around 10MHz in the ADC input signal, the ADC may exhibit anomalies approaching the saturation value of 4096.

#### **Workaround**

None.

## **6. Operational Amplifier (OPAMP)**

### **6.1 Output Impedance of OPAMP Is Higher than Expected**

#### **Description**

The output impedance of the operational amplifier (OPAMP) is higher than expected.

#### **Workaround**

None.

## **7. Serial Peripheral Interface (SPI)**

### **7.1 SPI Interface**

#### **7.1.1 SPI Baud Rate Setting When CRC Is Enabled**

##### **Description**

When the CRC function is turned on, depending on the operating environment of the SPI interface, such as board-level delay, ambient temperature, etc. CRC errors may occur for both the SPI master and slave.

In an ideal laboratory environment at room temperature, when the SPI clock is greater than 12MHz, an abnormal CRC check error may occur.

##### **Workaround**

When the CRC function is enabled, it is recommended to configure the CRC clock frequency to not exceed 12MHz.

When a CRC exception error occurs, it is recommended to reduce the configured SPI baud rate.

#### **7.1.2 Checking Slave Mode CRC**

##### **Description**

In SPI operating in slave mode with CRC validation enabled, even if the NSS pin is at a high level, CRC calculation continues if the SPI receives a clock signal.

##### **Workaround**

Before using the CRC, clear the CRC data register so that the CRC check of the master and slave devices can be synchronized.

The steps to clear the CRC data register are as follows:

1. SPI enable bit reset (set 0)
2. CRC check bit reset (set 0)
3. CRC check bit set (set 1)
4. SPI enable bit set (set 1)

#### **7.1.3 When the Power Supply Voltage Is 1.8V~2.0V, the SPI Data Rate May Not Reach 12Mbps**

##### **Description**

When the power supply voltage is 1.8V~2.0V, the SPI data rate may not reach 12Mbps depending on

the IO and board-level wiring delay characteristics.

The highest communication rate measured in the ideal environment of the laboratory is 12Mbps:

### **Workaround**

If customers have SPI communication requirements at high or low temperatures with 1.8V power supply, it is recommended to contact the technical support of NSING TECHNOLOGIES PTE. LTD .

## **7.2 I<sup>2</sup>S Interface**

### **7.2.1 PCM Long Frame Mode**

#### **Description**

When I<sup>2</sup>S operates in master mode, PCM long frame mode, and the data format is "32bit" or "16bit extended to 32bit", the WS signal is one cycle per 16bit instead of 32bit.

#### **Workaround**

When I<sup>2</sup>S is the master mode and the long frame mode must be used, the 16bit data mode should be used.

### **7.2.2 No MCLK Output in I<sup>2</sup>S Master Mode**

#### **Description**

When the I<sup>2</sup>S is operating in master mode with the MCLK enable option turned on, and I<sup>2</sup>S transmission starts, there is no output of the MCLK signal.

#### **Resolution**

None.

## 8. I<sup>2</sup>C Interface

### 8.1 Handing Software Event before Current Byte Transferring

#### Description

In the occurrence of events EV7, EV7\_1, EV6\_1, EV6, EV2, EV8, and EV3, it is essential to handle the events before the current byte transfer to prevent issues such as reading an extra byte, obtaining duplicate data, or losing data. If the software fails to read the N-1th byte before the stop signal generation, the data in the shift register for the Nth byte may become corrupted (shifted one bit to the left).

#### Workaround

- When transferring more than one byte in I<sup>2</sup>C, consider using DMA if possible.
- When using I<sup>2</sup>C interrupts, set the interrupt priority to the highest priority in the application.
- When the read data reaches the N-1th byte:
  1. Check that BSF (Byte Shift Flag) is set to 1.
  2. Configure SCL as a GPIO open-drain output and set it to 0.
  3. Set STOPGEN to 1.
  4. Read the N-1th byte.
  5. Configure SCL back to I<sup>2</sup>C multiplex open-drain output mode.
  6. Read the last byte.

### 8.2 Attentions When Reading a Single Byte at Time

#### Description

In the master read mode, errors in reading data may occur when reading single-byte.

#### Workaround

Single byte read:

1. Upon receiving ADDR<sub>F</sub>
2. Set ACKEN 0
3. Clear ADDR<sub>F</sub> bit (by reading STS1 and then STS2)
4. Set STOPGEN to 1
5. Read one byte of data

### **8.3 Using DMA Concurrently with Other Peripherals**

#### **Description**

When using DMA for I<sup>2</sup>C communication, concurrent DMA usage by other peripherals may result in abnormal I<sup>2</sup>C communication.

#### **Workaround**

Two workarounds are available:

- Disable DMA for other peripherals while using DMA for I<sup>2</sup>C communication.
- Set the DMALAST bit of I2C\_CTRL2 when receiving the penultimate byte.

## **9. Universal Synchronous Asynchronous Receiver Transmitter(USART)**

### **9.1 Parity Error Flag**

#### **Description**

During the reception of a byte of data, if a parity error is detected before receiving the stop bit, the parity error flag is set. During this period, the parity error flag cannot be cleared through software (by reading the status register and then reading the data register). If the parity error interrupt is enabled, it may repeatedly enter the parity error interrupt handling function.

#### **Workaround**

When the read data buffer flag is set, clear the parity error flag after receiving the data. If the parity error interrupt is enabled, to avoid multiple entries into the interrupt handling function, disable the parity error interrupt upon the first entry into the parity error interrupt, and then re-enable the parity error interrupt after receiving the data.

### **9.2 RTS Hardware Flow Control**

#### **Description**

When the RTS (Request to Send) hardware flow control is enable, and a USART receives a frame of data, the RTS signal is automatically asserted (pulled high) upon receiving the first byte of data. If this first byte is not promptly read from the data register, upon receiving the next byte of data, the RTS signal is de-asserted (pulled low) again, and the USART waits for the reception of the next frame of data.

#### **Workaround**

Before the next new data is received, the data is read out from the data register in time.



## 10. Timer (TIM)

### 10.1 Timer Repetitive Capture Detection

#### Description

When reading the capture data register data (normally, reading the data register will clear the capture flag), if an external trigger capture occurs, even if the previous capture has been correctly read and the new capture data has been accurately sent to the register, the repeat capture flag is still detected. The system is critical for overcapture, but no capture data is lost.

#### Workaround

None.

### 10.2 ADTIM and GPTIM Cannot Generate Compare Events under Certain Circumstances

#### Description

In edge-aligned mode, and up-counting PWM1 mode, when CCDATx shadow register value is greater than or equal to AR value in current PWM cycle, and if the CCDATx shadow register value cycle is equal to 0 in the next PWM cycle. No compare event will occur when the count value of the PWM period counter is equal to the value of the CCDATx shadow register is 0.

#### Workaround

If it is not required that "the compare event is generated at the time when the count value = the shadow register of the comparison value = 0", the compare event can be generated through another channel.

## 11 Low Power Timer (LPTIM)

### 11.1 LPTIM COUNTMODE Counting

#### Description

When configuring the LPTIM with the clock source set to internal clock source, and setting the counter mode as the counter increments based on each valid clock pulse on LPTIM external Input1, the count value CNT can only count up to ARR-1, while other configurations can count up to ARR.

#### Workaround

None.

### 11.2 LPTIM Can Only Trigger "Compare Match Interrupt"

#### Description

LPTIM can only trigger "Compare Match Interrupt".

#### Workaround

None.

### 11.3 LPTIM ARROK and CMPOK Interrupt Sources limited Functionality

#### Description

ARROK and CMPOK interrupt sources have limited functionality: they can only generate interrupts when PRE\_LOAD\_MODE = 1.

#### Workaround

When PRE\_LOAD\_MODE = 0, it is recommended to configure the ARR and CMP registers before enabling LPTIM.

## 12 Real Time Clock (RTC)

### 12.1 RTC Timing

#### Description

While the RTC is active, if an NRST (external reset) occurs, the reset period will cause the RTC to stop counting.

#### Workaround

None.

### 12.2 RTC Subsecond Match

#### Description

When using the RTC programmable alarm clock, disable the matching of date, hour, minute, and second mode, only enable the matching of the sub-seconds mode. This means that an alarm interrupt is generated when the sub-seconds match every second. However, the alarm interrupt is not generated at the first sub-seconds match after enabling RTC alarm, and the alarm interrupt is generated for each sub-second match after that.

#### Workaround

None.

### 12.3 RTC Second Match

#### Description

When the RTC alarm is configured in second match mode, the chip enters SLEEP mode. If an alarm interrupt wakes up the chip from SLEEP mode and the interrupt handling function is executed (only clearing the interrupt flag), and the chip immediately enters STOP mode, the next alarm interrupt cannot wake up the chip from STOP mode.

#### Workaround

Before configuring the RTC time, it is necessary to enter the RTC initialization mode. Before entering this mode, ensure that the sub-second register value is less than the synchronous prescaler value and not equal to 0.

## 12.4 The RTC Calendar Function Prohibits Multiple Initializations within 1 Second

### Description

Multiple initializations of the RTC calendar function within 1 second will result in the inability to generate RTC alarm interrupts.

### Workaround

The interval between two initializations of the RTC calendar function should be more than 1 second.

## 12.5 RTC Incorrectly Triggers TISOVF Flag

### Description

When the system wakes up from STANDBY mode or reset by IWDG timeout, TISOVF flag in RTC may be set incorrectly.

### Workaround

Before entering STANDBY mode or when the system is reset by IWDG timeout, when the SHOPF flag is 0, configure RTC\_SCTRL.SUBF[14:0] register once, and SHOPF flag will set to 1. When SHOPF flag is 0 again, it should configure RTC\_SCTRL.SUBF[14:0] register for the second time. This will solve the issue.

*Note: that NRST cannot be triggered during above process.*

## 12.6 RTC\_DATE Register Locked

### Description

- Before the system software reset, if the RTC\_DATE register is not read after reading the RTC\_SUBS or RTC\_TSH shadow register, and after the system software reset, if the RTC is initialized without configuring or reading the RTC\_DATE register, then the RTC\_DATE register will revert to its default value;
- When reading the calendar, after reading the RTC\_SUBS or RTC\_TSH shadow register, the value of the RTC\_DATE register remains unchanged.

### Workaround

- Read the RTC\_DATE register before initializing the RTC;
- After reading the RTC\_SUBS or RTC\_TSH shadow register, then read the RTC\_DATE register.

## **13 Controller Area Network (CAN)**

### **13.1 CAN Active Error**


#### **Description**

In normal mode, if the CAN bit is hard synchronized and the bus rate deviation of other nodes on the bus is too large (approaching or exceeding the synchronization segment), the CAN module is prone to report active errors.

#### **Workaround**

None.

## 14 Chip marking and Revision Description



## 15 Version History

Version	Date	Changes
V1.0.0	2022.10.9	Initial release
V1.1.0	2023.7.31	1) Added Section 7.1.3 2) Changed the SPI clock in Section 7.1.1 from not exceeding 14MHz to not exceeding 12MHzd 3) Added Section 3.6 and 3.7 4) Added Section 13.1 5) Added Section 12.5 and 12.6

## 16.Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD.(Hereinafter referred to as NSING).

This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.