

# N32G032 series

# 32-bit ARM Cortex<sup>®</sup>-M0 microcontroller

User manual



## Contents

1 Abbrevia	tions in the text	28
1.1 List o	of abbreviations for registers	
1.2 Avail	lable peripherals	
2 Memory	and bus architecture	29
2 1 Syste	em architecture	29
2.1.1	Bus architecture	
2.1.2	Bus address mapping	
2.1.3	Boot management	
2.2 Men	nory system	
2.2.1	FLASH specification	
2.2.2	SRAM	
2.2.3	FLASH register description	
3 Power co	ontrol (PWR)	53
3.1 Gene	eral description	
3.1.1	Power supply	
3.1.2	Power supply supervisor	
3.2 Pow	er modes	
3.2.1	LPRUN mode	
3.2.2	SLEEP mode	
3.2.3	STOP mode	
3.2.4	PD mode	
3.3 Debi	ug support	
3.3.1	Low power mode debug support	
3.3.2	Peripheral debug support	
3.4 PWR	R registers	
3.4.1	PWR register overview	
3.4.2	Power control register (PWR_CTRL)	
3.4.3	Power control status register (PWR_CTRLSTS)	
3.4.4	Power control register 2 (PWR_CTRL2)	
3.4.5	Power control register 3 (PWR_CTRL3)	
3.4.6	Power control register 4 (PWR_CTRL4)	
3.4.7	Power control register 5 (PWR_CTRL5)	
3.4.8	Power control register 6 (PWR_CTRL6)	
3.4.9	Debug control register (DBG_CTRL)	
4 Reset and	d clock control (RCC)	69
4.1 Rese	et Control Unit	
4.1.1	Power reset	
4.1.2	System reset	
4.2 Cloc	k control unit	

4.2.1	Clock Tree Diagram	
4.2.2	HSE clock	
4.2.3	HSI clock	
4.2.4	PLL clock	74
4.2.5	LSE clock	
4.2.6	LSI clock	
4.2.7	LSI Calibration	
4.2.8	System clock (SYSCLK) selection	
4.2.9	Clock security system (CLKSS)	
4.2.10	RTC clock	
4.2.11	Watchdog clock	
4.2.12	LPUART clock	77
4.2.13	LPTIME clock	77
4.2.14	Clock output(MCO)	77
4.3 RCC r	egisters	78
4.3.1	RCC register overview	
4.3.2	Clock control register (RCC_CTRL)	
4.3.3	Clock configuration register (RCC_CFG)	
4.3.4	Clock interrupt register (RCC_CLKINT)	
4.3.5	APB2 peripheral reset register (RCC_APB2PRST)	
4.3.6	APB1 peripheral reset register (RCC_APB1PRST)	
4.3.7	AHB peripheral clock enable register (RCC_AHBPCLKEN)	
4.3.8	APB2 peripheral clock enable register (RCC_APB2PCLKEN)	
4.3.9	APB1 peripheral clock enable register (RCC_APB1PCLKEN)	
4.3.10	Low speed clock control register (RCC_LSCTRL)	
4.3.11	Control/status register (RCC_CTRLSTS)	
4.3.12	AHB peripheral reset register (RCC_AHBPRST)	
4.3.13	Clock configuration register 2(RCC_CFG2)	
4.3.14	EMC control register 3 (RCC_EMCCTRL)	
5 GPIO and	AFIO	104
5.1 Summ	nary	
	ion description	
5.2.1	I/O mode configuration	
5.2.2	Status after reset	
5.2.3	Individual bit setting and bit clearing	
5.2.4	External interrupt /wakeup line	
5.2.5	Alternate function	
5.2.6	I/O configuration of peripherals	
5.2.7	GPIO Locking mechanism	
5.3 GPIO	Registers	
5.3.1	GPIO register overview	
5.3.2	GPIO port mode description register (GPIOx_PMODE)	
5.3.3	GPIO port type definition (GPIOx_POTYPE)	
5.3.4	GPIO slew rate configuration register (GPIOx_SR)	



5.3.5	GPIO port pull-up/pull-down register (GPIOx_PUPD)	
5.3.6	GPIO port input data register (GPIOx_PID)	
5.3.7	GPIO port output data register (GPIOx_POD)	
5.3.8	GPIO port bit set/clear register (GPIOx_PBSC)	
5.3.9	GPIO port configuration lock register (GPIOx_PLOCK)	
5.3.10	GPIO alternate function low register (GPIOx_AFL)	
5.3.11	GPIO alternate function high register (GPIOx_AFH)	
5.3.12	GPIO port bit clear register (GPIOx_PBC)	
5.3.13	GPIO driver strength configuration register (GPIOx_DS)	
5.4 AFIO	Registers	
5.4.1	AFIO register overview	
5.4.2	AFIO configuration register (AFIO_CFG)	
5.4.3	AFIO external interrupt configuration register 1 (AFIO_EXTI_CFG1)	
5.4.4	AFIO external interrupt configuration register 2 (AFIO_EXTI_CFG2)	
5.4.5	AFIO external interrupt configuration register 3 (AFIO_EXTI_CFG3)	
5.4.6	AFIO external interrupt configuration register 4 (AFIO_EXTI_CFG4)	
6 Interrupt	s and events	141
6.1 Neste	ed vectored interrupt controller	
6.1.1	SysTick calibration value register	
6.1.2	Interrupt and exception vectors	
	ided Interrupt/Event Controller (EXTI)	
6.2.1	Introduction	
6.2.2	Main features	
6.2.3	Functional description	
6.2.4	EXTI line mapping	
6.3 EXTI	Registers	
6.3.1	EXTI register overview	
6.3.2	Interrupt mask register(EXTI IMASK)	
6.3.3	Event mask register(EXTI EMASK)	
6.3.4	Rising edge trigger selection register(EXTI RT CFG)	
6.3.5	Falling edge trigger selection register(EXTI_FT_CFG)	
6.3.6	Software interrupt enable register(EXTI_SWIE)	
6.3.7	Interrupt request pending register(EXTI_PEND)	
6.3.8	RTC Timestamp trigger source selection register (EXTI_TS_SEL)	
7 DMA con	troller	
7.1 Intro	duction	
	features	
	diagram	
	ion description	
7.4.1	DMA operation	
7.4.2	Channel priority and arbitration	
7.4.3	DMA channels and number of transfers	
7.4.4	Programmable data bit width, alignment and endians	



7.4.5	Peripheral/Memory address incrementation	
7.4.6	Channel configuration procedure	
7.4.7	Flow control	
7.4.8	Circular mode	
7.4.9	Error management	
7.4.10	Interrupt	
7.4.11	DMA request mapping	
7.5 DMA	registers	
7.5.1	DMA register overview	
7.5.2	DMA interrupt status register (DMA_INTSTS)	
7.5.3	DMA interrupt flag clear register (DMA_INTCLR)	
7.5.4	DMA channel x configuration register (DMA_CHCFGx)	
7.5.5	DMA channel x transfer number register (DMA_TXNUMx)	
7.5.6	DMA channel x peripheral address register (DMA_PADDRx)	
7.5.7	DMA channel x memory address register (DMA_MADDRx)	
7.5.8	DMA channel x channel request select register (DMA_CHSELx)	
8 CRC calcu	lation unit	
8.1 CRC i	ntroduction	
	nain features	
8.2.1	CRC32 module	
8.2.2	CRC16 module	
8.3 CRC f	unction description	
8.3.1	CRC32	
8.3.2	CRC16	
8.4 CRC r	egisters	
8.4.1	CRC register overview	
8.4.2	CRC32 data register (CRC_CRC32DAT)	
8.4.3	CRC32 independent data register (CRC_CRC32IDAT)	
8.4.4	CRC32 control register (CRC_CRC32CTRL)	
8.4.5	CRC16 control register (CRC_CRC16CTRL)	
8.4.6	CRC16 input data register (CRC_CRC16DAT)	
8.4.7	CRC cyclic redundancy check code register (CRC_CRC16D)	
8.4.8	LRC result register (CRC_LRC)	
9 Advanced	-control timers (TIM1 and TIM8)	
9.1 TIM1	and TIM8 introduction	
9.2 Main	features of TIM1 and TIM8	
9.3 TIM1	and TIM8 function description	
9.3.1	Time-base unit	
9.3.2	Counter mode	
9.3.3	Repetition counter	
9.3.4	Clock selection	
9.3.5	Capture/compare channels	
9.3.6	Input capture mode	

9.3.7	PWM input mode	
9.3.8	Forced output mode	
9.3.9	Output compare mode	
9.3.10	PWM mode	
9.3.11	One-pulse mode	
9.3.12	Clearing the OCxREF signal on an external event	
9.3.13	Complementary outputs with dead-time insertion	
9.3.14	Break function	
9.3.15	Debug mode	
9.3.16	TIMx and external trigger synchronization	
9.3.17	Timer synchronization	
9.3.18	6-step PWM generation	
9.3.19	Encoder interface mode	
9.3.20	Interfacing with Hall sensor	
9.4 TIMx ı	register description(x=1, 8)	
9.4.1	Register Overview	
9.4.2	Control register 1 (TIMx_CTRL1)	
9.4.3	Control register 2 (TIMx_CTRL2)	
9.4.4	Slave mode control register (TIMx_SMCTRL)	
9.4.5	DMA/Interrupt enable registers (TIMx_DINTEN)	
9.4.6	Status registers (TIMx_STS)	
9.4.7	Event generation registers (TIMx_EVTGEN)	
9.4.8	Capture/compare mode register 1 (TIMx_CCMOD1)	
9.4.9	Capture/compare mode register 2 (TIMx_CCMOD2)	
9.4.10	Capture/compare enable registers (TIMx_CCEN)	
9.4.11	Counters (TIMx_CNT)	
9.4.12	Prescaler (TIMx_PSC)	
9.4.13	Auto-reload register (TIMx_AR)	
9.4.14	Repeat count registers (TIMx_REPCNT)	
9.4.15	Capture/compare register 1 (TIMx_CCDAT1)	
9.4.16	Capture/compare register 2 (TIMx_CCDAT2)	
9.4.17	Capture/compare register 3 (TIMx_CCDAT3)	
9.4.18	Capture/compare register 4 (TIMx_CCDAT4)	
9.4.19	Break and Dead-time registers (TIMx_BKDT)	
9.4.20	DMA Control register (TIMx_DCTRL)	
9.4.21	DMA transfer buffer register (TIMx_DADDR)	
9.4.22	Capture/compare mode registers 3(TIMx_CCMOD3)	
9.4.23	Capture/compare register 5 (TIMx_CCDAT5)	
9.4.24	Capture/compare register 6 (TIMx_CCDAT6)	
10 General-p	ourpose timers (TIM3 and TIM4)	238
	eral-purpose timers introduction	
10.2 Mair	n features of General-purpose timers	
10.3 Gene	eral-purpose timers description	
10.3.1	Time-base unit	



10.3.2	Counter mode	
10.3.3	Clock selection	
10.3.4	Capture/compare channels	
10.3.5	Input capture mode	
10.3.6	PWM input mode	
10.3.7	Forced output mode	
10.3.8	Output compare mode	
10.3.9	PWM mode	
10.3.10	One-pulse mode	
10.3.11	Clearing the OCxREF signal on an external event	
10.3.12	Debug mode	
10.3.13	TIMx and external trigger synchronization	
10.3.14	Timer synchronization	
10.3.15	Encoder interface mode	
10.3.16	Interfacing with Hall sensor	
10.4 TIMx re	egister description(x=3 and 4)	
10.4.1	Register Overview	
10.4.2	Control register 1 (TIMx_CTRL1)	
10.4.3	Control register 2 (TIMx_CTRL2)	
10.4.4	Slave mode control register (TIMx_SMCTRL)	
10.4.5	DMA/Interrupt enable registers (TIMx_DINTEN)	
10.4.6	Status registers (TIMx_STS)	
10.4.7	Event generation registers (TIMx_EVTGEN)	
10.4.8	Capture/compare mode register 1 (TIMx_CCMOD1)	
10.4.9	Capture/compare mode register 2 (TIMx_CCMOD2)	
10.4.10	Capture/compare enable registers (TIMx_CCEN)	
10.4.11	Counters (TIMx_CNT)	
10.4.12	Prescaler (TIMx_PSC)	
10.4.13	Auto-reload register (TIMx_AR)	
10.4.14	Capture/compare register 1 (TIMx_CCDAT1)	
10.4.15	Capture/compare register 2 (TIMx_CCDAT2)	
10.4.16	Capture/compare register 3 (TIMx_CCDAT3)	
10.4.17	Capture/compare register 4 (TIMx_CCDAT4)	
10.4.18	DMA Control register (TIMx_DCTRL)	
10.4.19	DMA transfer buffer register (TIMx_DADDR)	
11 Basic timers	s (TIM6)	
11.1 Basic ti	imers introduction	
11.2 Main fe	eatures of Basic timers	
	imers description	
11.3.1	Time-base unit	
11.3.2	Counter mode	
11.3.3	Clock selection	
11.3.4	Debug mode	
11.4 TIMx re	egister description(x=6)	



11.4.1	Register overview	
11.4.2	Control Register 1 (TIMx_CTRL1)	
11.4.3	DMA/Interrupt Enable Registers (TIMx_DINTEN)	
11.4.4	Status Registers (TIMx_STS)	
11.4.5	Event Generation registers (TIMx_EVTGEN)	
11.4.6	Counters (TIMx_CNT)	
11.4.7	Prescaler (TIMx_PSC)	
11.4.8	Automatic reload register (TIMx_AR)	
12 Low Powe	r Timer (LPTIM)	298
12.1 Introd	luction	
12.2 Main	features	
12.3 Functi	ion description	
12.3.1	Block diagram	
12.3.2	LPTIM Reset and Clock	
12.3.3	Glitch filter	
12.3.4	Prescaler	
12.3.5	Trigger multiplexer	
12.3.6	Operating mode	
12.3.7	Timeout function	
12.3.8	Waveform generation	
12.3.9	Register update	
12.3.10	Counter mode	
12.3.11	Timer enable	
12.3.12	Encoder mode	
12.3.13	Non-orthogonal encoder mode	
12.3.14	LPTIM interrupts	
12.4 LPTIM	1 registers	
12.4.1	LPTIM register overview	
12.4.2	LPTIM interrupt and status register (LPTIM_INTSTS)	
12.4.3	LPTIM interrupt clear register (LPTIM_INTCLR)	
12.4.4	LPTIM interrupt enable register (LPTIM_INTEN)	
12.4.5	LPTIM configuration register (LPTIM_CFG)	
12.4.6	LPTIM control register (LPTIM_CTRL)	
12.4.7	LPTIM compare register (LPTIM_COMP)	
12.4.8	LPTIM auto-reload register (LPTIM_ARR)	
12.4.9	LPTIM counter register (LPTIM_CNT)	
13 Independe	ent watchdog (IWDG)	
	luction	
	features	
13.3 Functi	ion description	
13.3.1	Register access protection	
13.3.2	Debug mode	
13.4 User i	nterface	

8 / 585



13.4.1	Operating process	
13.5 IWDG	registers	
13.5.1	IWDG register overview	
13.5.2	IWDG key register (IWDG_KEY)	
13.5.3	IWDG pre-scaler register (IWDG_PREDIV)	
13.5.4	IWDG reload register (IWDG_RELV)	
13.5.5	IWDG status register (IWDG_STS)	
14 Window w	vatchdog (WWDG)	
14.1 Introd	luction	
14.2 Main 1	features	
14.3 Functi	ion description	
14.4 Timing	g for refresh watchdog and interrupt generation	
14.5 Debug	g mode	
14.6 User i	nterface	
14.6.1	WWDG configuration flow	
14.7 WWD	G registers	
14.7.1	WWDG register overview	
14.7.2	WWDG control register (WWDG_CTRL)	
14.7.3	WWDG config register (WWDG_CFG)	
14.7.4	WWDG status register (WWDG_STS)	
15 Analog to d	digital conversion (ADC)	
15.1 Introd	luction	
	luction	
15.2 Main fe		
15.2 Main fe	eatures	
15.2 Main fe 15.3 Functio	eatures on Description	
15.2 Main fe 15.3 Functio 15.3.1	eatures on Description ADC clock	
15.2 Main fo 15.3 Functio 15.3.1 15.3.2	eatures on Description ADC clock ADC switch control	
15.2 Main fe 15.3 Functio 15.3.1 15.3.2 15.3.3	eatures on Description ADC clock ADC switch control Channel selection	
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4	eatures on Description ADC clock ADC switch control Channel selection Internal channel	
15.2 Main fo 15.3 Functio 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5	eatures on Description ADC clock ADC switch control Channel selection Internal channel Single conversion mode	
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6	eatures on Description ADC clock ADC switch control Channel selection Internal channel Single conversion mode Continuous conversion mode	
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7	eatures on Description ADC clock ADC switch control Channel selection Internal channel Single conversion mode Continuous conversion mode Timing diagram	
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.6 15.3.6 15.3.7 15.3.8	eatures on Description ADC clock ADC switch control Channel selection Internal channel Single conversion mode Continuous conversion mode Timing diagram Analog watchdog	
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9	eatures on Description	
15.2 Main for 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.3.10 15.3.11	eatures on Description ADC clock ADC switch control Channel selection Internal channel Single conversion mode Continuous conversion mode Timing diagram Analog watchdog Scan mode Injection channel management	329         329         331         332         332         332         332         332         333         333         333         333         333         333         334         335
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.3.10 15.3.11 15.4 Data all	eatures on Description	
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.3.10 15.3.11 15.4 Data all 15.5 Program	eatures on Description	329         329         331         332         332         332         332         332         332         332         333         333         333         333         333         333         333         334         335         336
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.3.10 15.3.10 15.3.11 15.4 Data and 15.5 Program 15.6 Externation	eatures	
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.3.10 15.3.11 15.4 Data all 15.5 Program 15.6 Externa 15.7 DMA fr	eatures	329         329         331         332         332         332         332         332         332         332         333         333         333         333         333         333         333         333         333         334         335         336         337         337
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.3.10 15.3.11 15.4 Data all 15.5 Program 15.6 Externa 15.7 DMA fr	eatures on Description	
15.2 Main fe 15.3 Function 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6 15.3.7 15.3.8 15.3.9 15.3.10 15.3.11 15.4 Data all 15.5 Prograves 15.7 DMA for 15.8 Temperes 15.8.1	eatures	329         329         331         332         332         332         332         332         332         332         332         333         333         333         333         333         333         333         333         333         333         333         334         335         336         337         338         338



15.10.1	ADC register overview	
15.10.2	ADC status register (ADC_STS)	
15.10.3	ADC control register 1 (ADC_CTRL1)	
15.10.4	ADC control register 2 (ADC_CTRL2)	
15.10.5	ADC sampling time register 1 (ADC_SAMPT1)	
15.10.6	ADC sampling time register 2 (ADC_SAMPT2)	
15.10.7	ADC sampling time register 3 (ADC_SAMPT3)	
15.10.8	ADC injected channel data offset register x (ADC_JOFFSETx) (x=14)	
15.10.9	ADC watchdog high threshold register (ADC_WDGHIGH)	
15.10.10	ADC watchdog low threshold register (ADC_WDGLOW)	
15.10.11	ADC regular sequence register 1 (ADC_RSEQ1)	
15.10.12	ADC regular sequence register 2 (ADC_RSEQ2)	
15.10.13	ADC regular sequence register 3 (ADC_RSEQ3)	
15.10.14	ADC Injection sequence register (ADC_JSEQ)	
15.10.15	ADC injection data register x (ADC_JDATx) (x=14)	
15.10.16	ADC regulars data register (ADC_DAT)	
15.10.17	ADC control register 3 (ADC_CTRL3)	
16 Comparato	r (COMP)	
	system connection block diagram	
	features	
	configuration process	
	working mode	
16.4.1	Window mode	
16.4.2	Independent comparator	
-	rator interconnection	
	pt	
	register	
16.7.1	COMP register overview	
16.7.2	COMP interrupt Enable register (COMP_INTEN)	
16.7.3	COMP interrupt register (COMP_INTSTS)	
16.7.4	COMP window mode enable register(COMP_WINMODE)	
16.7.5	COMP lock register(COMP_LOCK)	
16.7.6	COMP1 control register (COMP1_CTRL)	
16.7.7	COMP1 filter control register (COMP1_FILC)	
16.7.8	COMP1 filter frequency division register (COMP1_FILP)	
16.7.9	COMP2 control register (COMP2_CTRL)	
16.7.10	COMP2 filter control register (COMP2_FILC)	
16.7.11	COMP2 filter frequency division register (COMP2_FILP)	
16.7.12	COMP3 control register (COMP3_CTRL)	
16.7.13	COMP3 filter control register (COMP3_FILC)	
16.7.14	COMP3 filter frequency division register (COMP3_FILP)	
16.7.15	COMP reference input compare voltage register (COMP_INVREF)	
17 I <sup>2</sup> C interfac	e	



17.1 Introd	luction	
17.2 Main f	features	
17.3 Functi	ion description	
17.3.1	SDA and SCL line control	
17.3.2	Software communication process	
17.3.3	Error conditions description	
17.3.4	DMA application	
17.3.5	Packet error check	
17.3.6	SMBus	
17.4 Debug	g mode	
17.5 Interro	upt request	
17.6 I2C re	gisters	
17.6.1	I2C register overview	
17.6.2	I2C Control register 1 (I2C_CTRL1)	
17.6.3	I2C Control register 2 (I2C_CTRL2)	
17.6.4	I2C Own address register 1 (I2C_OADDR1)	
17.6.5	I2C Own address register 2 (I2C_OADDR2)	
17.6.6	I2C Data register (I2C_DAT)	
17.6.7	I2C Status register 1 (I2C_STS1)	
17.6.8	I2C Status register 2 (I2C_STS2)	
17.6.9	I2C Clock control register (I2C_CLKCTRL)	
17.6.10	I2C Rise time register (I2C_TMRISE)	
10 11	synchronous asynchronous receiver transmitter (USART)	400
18 Universal s	synchronous asynchronous receiver transmitter (OSART)	
	luction	
18.1 Introd		
18.1 Introd 18.2 Main f	luction	
18.1 Introd 18.2 Main 1 18.3 Functi	luction	
18.1 Introd 18.2 Main 1 18.3 Functi	luction features ional block diagram	
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi	luction features ional block diagram ion description	400 400 401 401 401 402
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1	luction features ional block diagram ion description USART frame format	400 400 401 401 401 402 403
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2	luction features ional block diagram ion description USART frame format Transmitter	400 400 401 401 402 402 403 405
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3	luction features ional block diagram ion description USART frame format Transmitter Receiver	400 400 401 401 401 402 402 403 403 405 408
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.4	luction features ional block diagram ion description USART frame format Transmitter Receiver Generation of fractional baud rate	400 400 401 401 401 402 402 403 403 405 408 409
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.3 18.4.4 18.4.5	luction features ional block diagram ion description USART frame format Transmitter Receiver Generation of fractional baud rate Receiver's tolerance clock deviation	400 400 401 401 402 402 403 403 405 408 409 410
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.3 18.4.4 18.4.5 18.4.6	luction features ional block diagram ion description USART frame format Transmitter Receiver Generation of fractional baud rate Receiver's tolerance clock deviation Parity control	400 400 401 401 402 403 403 405 405 408 409 410 411
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7	luction features ional block diagram ion description USART frame format Transmitter Receiver Generation of fractional baud rate Receiver's tolerance clock deviation Parity control DMA application	
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8	luction features ional block diagram ion description USART frame format Transmitter Receiver Generation of fractional baud rate Receiver's tolerance clock deviation Parity control DMA application Hardware flow control	
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9	luction features ional block diagram ion description USART frame format Transmitter Receiver Generation of fractional baud rate Receiver's tolerance clock deviation Parity control DMA application Hardware flow control Multiprocessor communication	400 400 401 401 401 402 403 403 403 405 408 409 410 410 411 413 414 416
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9 18.4.10	luction features ional block diagram ion description USART frame format Transmitter Receiver Generation of fractional baud rate Receiver's tolerance clock deviation Parity control DMA application Hardware flow control Multiprocessor communication Synchronous mode	400 400 401 401 402 403 403 405 408 409 410 410 411 413 414 414 416 418
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9 18.4.10 18.4.11	luction features	400 400 401 401 401 402 403 403 403 405 408 409 410 410 411 413 414 414 416 418 419
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9 18.4.10 18.4.11 18.4.12	luction features	400 400 401 401 402 403 403 405 408 409 410 410 411 413 414 414 416 418 419 420
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9 18.4.10 18.4.11 18.4.12 18.4.13 18.4.14	luction features ional block diagram ion description USART frame format Transmitter Receiver Generation of fractional baud rate Receiver's tolerance clock deviation Parity control DMA application Hardware flow control Multiprocessor communication Synchronous mode Single-wire half-duplex mode IrDA SIR ENDEC mode LIN mode	400 400 401 401 401 402 403 403 403 403 405 408 409 410 410 411 413 414 414 416 416 418 419 420 422
18.1 Introd 18.2 Main 1 18.3 Functi 18.4 Functi 18.4.1 18.4.2 18.4.3 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9 18.4.10 18.4.11 18.4.12 18.4.13 18.4.14 18.5 Interret	luction features ional block diagram USART frame format USART frame format Transmitter Receiver Generation of fractional baud rate Receiver's tolerance clock deviation Parity control DMA application Hardware flow control Multiprocessor communication Synchronous mode Single-wire half-duplex mode IrDA SIR ENDEC mode LIN mode Smartcard mode (ISO7816)	



18.7.1	USART register overview	
18.7.2	USART Status register (USART_STS)	
18.7.3	USART Data register (USART_DAT)	
18.7.4	USART Baud rate register (USART_BRCF)	
18.7.5	USART control register 1 register (USART_CTRL1)	
18.7.6	USART control register 2 register (USART_CTRL2)	
18.7.7	USART control register 3 register (USART_CTRL3)	
18.7.8	USART guard time and prescaler register (USART_GTP)	
19 Low powe	er universal asynchronous receiver transmitter (LPUART)	435
19.1 Intro	duction	
19.2 Main	features	
19.3 Funct	ional block diagram	
19.4 Funct	ion description	
19.4.1	LPUART frame format	
19.4.2	Transmitter	
19.4.3	Receiver	
19.4.4	Fractional baud rate generation	
19.4.5	Parity control	
19.4.6	DMA application	
19.4.7	Hardware flow control	
19.4.8	Low power wake up	
19.5 Interr	rupt request	
19.6 LPUA	RT registers	
19.6.1	LPUART register overview	
19.6.2	LPUART status register (LPUART_STS)	
19.6.3	LPUART interrupt enable register (LPUART_INTEN)	
19.6.4	LPUART control register (LPUART_CTRL)	
19.6.5	LPUART baud rate configuration register 1 (LPUART_BRCFG1)	
19.6.6	LPUART data register (LPUART_DAT)	
19.6.7	LPUART baud rate configuration register 2 (LPUART_BRCFG2)	
19.6.8	LPUART wake up data register (LPUART_WUDAT)	
20 Serial per	ipheral interface/Inter-IC Sound (SPI/ I2S)	454
20.1 SPI in	troduction	
20.2 SPI ar	nd I2S main features	
20.2.1	SPI features	
20.2.2	I2S features	
20.3 SPI fu	nction description	
20.3.1	General description	
20.3.2	SPI work mode	
20.3.3	Status flag	
20.3.4	Turn off the SPI	
20.3.5	SPI communication using DMA	
20.3.6	CRC calculation	



20.3.7	Error flag	
20.3.8	SPI interrupt	
20.4 I2S fui	nction description	
20.4.1	Supported audio protocols	
20.4.2	Clock generator	
20.4.3	I2S send and receive sequence	
20.4.4	Status flag	
20.4.5	Error flag	
20.4.6	I2S interrupt	
20.4.7	DMA function	
20.5 SPI an	d I2S register description	
20.5.1	SPI register overview	
20.5.2	SPI control register 1 (SPI_CTRL1) (not used in I2S mode)	
20.5.3	SPI control register 2 (SPI_CTRL2)	
20.5.4	SPI status register (SPI_STS)	
20.5.5	SPI data register (SPI_DAT)	
20.5.6	SPI CRC polynomial register (SPI_CRCPOLY) (not used in I <sup>2</sup> S mode)	
20.5.7	SPI RX CRC register (SPI_CRCRDAT) (not used in I <sup>2</sup> S mode)	
20.5.8	SPI TX CRC register (SPI_CRCTDAT)	
20.5.9	SPI_I <sup>2</sup> S configuration register (SPI_I2SCFG)	
20.5.10	SPI_I <sup>2</sup> S prescaler register (SPI_I2SPREDIV)	
21 Real-time	clock (RTC)	491
21.1 Descri	ption	
21.2 Specif	ication	
21.3 RTC fu	inction description	
21.3.1	RTC block diagram	
21.3.2	GPIOs of RTC	
21.3.3	RTC register write protection	
21.3.4	RTC clock and prescaler	
21.3.5	RTC calendar	
21.3.6	Calendar initialization and configuration	
21.3.7	Calendar reading	
21.3.8	Calibration clock output	
21.3.9	Programmable alarms	
21.3.10	Alarm configuration	
21.3.11	Alarm output	
21.3.12	Periodic automatic wakeup	
21.3.13	Wakeup timer configuration	
21.3.14	Timestamp function	
21.3.15	Tamper detection	
21.3.16	Daylight saving time configuration	
21.3.17	RTC sub-second register shift	
21.3.18	RTC digital clock precision calibration	
21.3.19	RTC low power mode	
2110119	1	



21.4 RTC R	legisters	
21.4.1	RTC register overview	
21.4.2	RTC Calendar Time Register (RTC_TSH)	
21.4.3	RTC Calendar Date Register (RTC_DATE)	
21.4.4	RTC Control Register (RTC_CTRL)	
21.4.5	RTC Initial Status Register (RTC_INITSTS)	
21.4.6	RTC Prescaler Register (RTC_PRE)	
21.4.7	RTC Wakeup Timer Register (RTC_WKUPT)	
21.4.8	RTC Alarm A Register (RTC_ALARMA)	
21.4.9	RTC Alarm B Register (RTC_ALARMB)	
21.4.10	RTC Write Protection register (RTC_WRP)	
21.4.11	RTC Sub-second Register (RTC_SUBS)	
21.4.12	RTC Shift Control Register (RTC_SCTRL)	
21.4.13	RTC Timestamp Time Register (RTC_TST)	
21.4.14	RTC Timestamp Date Register (RTC_TSD)	
21.4.15	RTC Timestamp Sub-second Register (RTC_TSSS)	
21.4.16	RTC Calibration Register (RTC_CALIB)	
21.4.17	RTC Tamper Configuration Register (RTC_TMPCFG)	
21.4.18	RTC Alarm A sub-second register (RTC ALRMASS)	
21.4.19	RTC Alarm B sub-second register (RTC_ALRMBSS)	
22 Operation	nal amplifier(OPAMP)	518
22.1 OPAN	1P features	
22.1.1	OPAMP function description	
22.2 OPAN	۲ ۱P working mode	
22.2.1	OPAMP external amplification mode	
22.2.2	OPAMP follower mode	
22.2.3	OPAMP internal programmable gain (PGA) mode	
22.2.4	OPAMP independent write protection	
22.2.5	OPAMP TIMER controls the switching mode	
22.3 OPAN	۲ P registers	
22.3.1	OPAMP registers overview	
22.3.2	OPAMP Control Status Register (OPAMP_CS)	
22.3.3	OPAMP Lock Register (OPAMP_LOCK)	
23 Beeper		526
23.1 Introd	duction	
23.2 Funct	ion description	
23.3 Beepe	er registers	
23.3.1	Beeper register overview	
23.3.2	Beeper control register (BEEPER_CTRL)	
24 Arithmeti	c units (HDIV and SQRT)	528
24.1 Introc	duction to HDIV and SQRT	
24.2 HDIV	and SQRT function description	



24.3 HDIV	registers	528
24.3.1	HDIV register overview	
24.3.2	HDIV control status register (HDIV_CTRLSTS)	
24.3.3	HDIV dividend register (HDIV_DIVIDEND)	
24.3.4	HDIV divisor register (HDIV_DIVISOR)	
24.3.5	HDIV quotient register (HDIV_QUOTIENT)	
24.3.6	HDIV remainder register (HDIV_REMAINDER)	
24.3.7	HDIV divide by zero register (HDIV_DIVBY0)	
24.4 SQRT	registers	
24.4.1	SQRT register overview	
24.4.2	SQRT control status register (SQRT_CTRLSTS)	
24.4.3	SQRT Radicand register (SQRT_RADICAND)	
24.4.4	SQRT square root register (SQRT_ROOT)	
25 Controlle	r area network (CAN)	534
25.1 Introd	duction to CAN	534
25.2 Main	features of CAN	534
25.3 CAN o	overall introduction	534
25.3.1	CAN module	
25.3.2	CAN working mode	
25.3.3	Send mailbox	
25.3.4	Receiving filter	
25.3.5	Receive FIFO	
25.3.6	CAN Test mode	
25.3.7	CAN Debugging mode	
25.4 CAN f	function description	
25.4.1	Send processing	
25.4.2	Time triggered communication mode	
25.4.3	Non-automatic retransmission mode	
25.4.4	Receiving management	
25.4.5	Identifier filtering	
25.4.6	Message storage	
25.4.7	Bit time characteristic	
25.5 CAN i	interrupt	
25.5.1	Error management	
25.5.2	Bus-Off recovery	
25.6 CAN (	Configuration Flow	
25.7 CAN F	Register File	
25.7.1	Register Description	
25.7.2	CAN register address overview	
25.7.3	CAN control and status register	
25.7.4	CAN mailbox register	
25.7.5	CAN filter register	
26 Cryptogra	phic Algorithm Hardware Acceleration Engine (SAC)	579



27 Debug support (DBG)	
27.1 Overview	
27.2 SWD function	
27.2.1 Pin assignment	
28 Unique device serial number (UID)	
28.1 Introduction	
28.2 UID register	
28.3 UCID register	
28.4 DBGMCU_ID register	
29 Version history	
30 Notice	



## List of Tables

Table 2-1 List of peripheral register addresses	
Table 2-2 List of boot mode	
Table 2-3 Flash bus address list	
Table 2-4 Option byte list	
Table 2-5 Read protection configuration list	
Table 2-6 Flash read-write-erase <sup>(1)</sup> permission control table	
Table 2-7 FLASH register overview	
Table 3-1 Power modes	
Table 3-2 Peripheral running status	
Table 3-3 PWR register overview	
Table 4-1 RCC register overview	
Table 5-1 I/O port configuration table	
Table 5-2 I/O List of functional features of the pin	
Table 5-3 I/O List of functional features of the pin	
Table 5-4 TIM1 alternate function I/O remapping	
Table 5-5 TIM8 alternate function I/O remapping	
Table 5-6 TIM3 alternate function I/O remapping	
Table 5-7 TIM4 alternate function I/O remapping	
Table 5-8 LPTIM alternate function I/O remapping	
Table 5-9 CAN alternate function I/O remapping	
Table 5-10 USART1 alternate function I/O remapping	
Table 5-11 USART2 alternate function I/O remapping	
Table 5-12 UART5 alternate function I/O remapping	
Table 5-13 UART6 alternate function I/O remapping	
Table 5-14 LPUART1 alternate function I/O remapping	
Table 5-15 LPUART2 alternate function I/O remapping	
Table 5-16 I2C1 alternate function I/O remapping	
Table 5-17 I2C2 alternate function I/O remapping	
Table 5-18 SPI1/I2S1 alternate function I/O remapping	
Table 5-19 SPI2 alternate function I/O remapping	

Table 5-20 SPI3 alternate function I/O remapping	
Table 5-21 COMP1 alternate function I/O remapping	
Table 5-22 COMP2 alternate function I/O remapping	
Table 5-23 COMP3 alternate function I/O remapping	
Table 5-24 BEEPER1 alternate function I/O remapping	
Table 5-25 BEEPER2 alternate function I/O remapping	
Table 5-26 EVENTOUT alternate function I/O remapping	
Table 5-27 RTC alternate function I/O remapping	
Table 5-28 PVD alternate function I/O remapping	
Table 5-29 RCC alternate function I/O remapping	
Table 5-30 OSC_IN/OSC_OUT alternate function I/O remapping	
Table 5-31 OSC32 alternate function remapping	
Table 5-32 OSC alternate function remapping	
Table 5-33 ADC external trigger injection conversion alternate function remapping	
Table 5-34 ADC external trigger regular conversion alternate function remapping	
Table 5-35 TIM4_CH2 alternate function remapping	
Table 5-36 IO Signal Dual Voltage Levels Configuration	
Table 5-37 ADC	
Table 5-38 PVD	
Table 5-39 TIM1/TIM8	
Table 5-40 TIM3 and LPTIM	
Table 5-41 CAN	
Table 5-42 USART	
Table 5-43 LPUART	
Table 5-44 I2C	
Table 5-45 SPI	
Table 5-46 COMP	
Table 5-47 BEEPER	
Table 5-48 Other	
Table 5-49 GPIO register overview	
Table 5-50 AFIO register overview	
Table 6-1 Vector table	141

Table 6-2 EXTI register overview	147
Table 7-1 Programmable data width and endian operation (when PINC = MINC = 1)	
Table 7-2 Flow control table	156
Table 7-3 DMA interrupt request	157
Table 7-4 DMA request mapping	
Table 7-5 DMA register overview	158
Table 8-1 CRC register overview	168
Table 9-1 Counting direction versus encoder signals	
Table 9-2 Register overview	
Table 9-3 TIMx internal trigger connection	217
Table 9-4 Output control bits of complementary OCx and OCxN channels with break function	
Table 10-1 Counting direction versus encoder signals	
Table 10-2 Register overview	
Table 10-3 TIMx internal trigger connection	
Table 10-4 Output control bits of standard OCx channel	
Table 11-1 Register overview	
Table 12-1 Pre-scaler division ratios	
Table 12-2 6 trigger inputs corresponding to LPTIM_CFG.TRGSEL[2:0] bits	
Table 13-1 IWDG counting maximum and minimum reset time	
Table 13-2 IWDG register overview	
Table 14-1 Maximum and minimum counting time of WWDG	
Table 14-2 WWDG register overview	
Table 15-1 ADC pins	
Table 15-2 Analog watchdog channel selection	
Table 15-3 Right-aligned data	
Table 15-4 Left-aligned data	
Table 15-5 ADC is used for external triggering of regular channels	
Table 15-6 ADC is used for external triggering of injection channels	
Table 15-7 ADC interrupt	
Table 15-8 ADC register overview	
Table 16-1 COMP register overview	
Table 17-1 Comparison between SMBus and I2C	



Table 17-2 I <sup>2</sup> C interrupt request	
Table 17-3 I2C register overview	
Table 18-1 Stop bit configuration	
Table 18-2 Data sampling for noise detection	
Table 18-3 Error calculation when setting baud rate	
Table 18-4 when DIV_Decimal = 0. Tolerance of USART receiver	
Table 18-5 when DIV_Decimal != 0. Tolerance of USART receiver	
Table 18-6 Frame format	
Table 18-7 USART interrupt request	
Table 18-8 USART mode setting <sup>(1)</sup>	
Table 18-9 USART register overview	
Table 19-1 Data sampling for noise detection	
Table 19-2 Parity frame format	
Table 19-3 LPUART interrupt requests	
Table 19-4 LPUART register overview	
Table 20-1 SPI interrupt request	
Table 20-2 Use the standard 8MHz HSE clock to get accurate audio frequency	
Table 20-3 I <sup>2</sup> S interrupt request	
Table 20-4 SPI register overview	
Table 21-1 RTC feature support	
Table 21-2 RTC register overview	
Table 22-1 OPAMP register overview	
Table 23-1 Beeper register overview	
Table 24-1 HDIV register overview	
Table 24-2 SQRT register overview	
Table 25-1 Examples of filter numbers	
Table 25-2 Send mailbox register list	
Table 25-3 Receive mailbox register list	
Table 25-4 CAN register overview	
Table 27-1 Debug port pin	
Table 28-1 DBGMCU_ID bit description	



## **List of Figures**

Figure 2-1 Bus architecture	30
Figure 2-2 Bus address map	32
Figure 3-1 Power supply block diagram	54
Figure 3-2 Power on reset/power down reset waveform	55
Figure 3-3 PVD threshold diagram	56
Figure 4-1 System reset generation	70
Figure 4-2 Clock Tree	72
Figure 4-3 HSE clock source	73
Figure 4-4 PLL clock configuration	75
Figure 5-1 Basic structure of I/O ports	105
Figure 5-2 Input floating / pull-up / pull-down configuration mode	. 107
Figure 5-3 Output mode	. 108
Figure 5-4 Alternate function mode	. 109
Figure 5-5 Analog function mode with high impedance	109
Figure 6-1 Extenal interrupt/event controller block diagram	. 144
Figure 6-2 External interrupt generic I/O mapping	145
Figure 7-1 DMA block diagram	. 152
Figure 8-1 CRC calculation unit block diagram	167
Figure 9-1 Block diagram of TIM1 and TIM8	173
Figure 9-2 Counter timing diagram with prescaler division change from 1 to 4	174
Figure 9-3 Timing diagram of up-counting. The internal clock divider factor = 2/N	. 175
Figure 9-4 Timing diagram of the up-counting, update event when ARPEN=0/1	176
Figure 9-5 Timing diagram of the down-counting, internal clock divided factor = 2/N	177
Figure 9-6 Timing diagram of the Center-aligned, internal clock divided factor =2/N	178
Figure 9-7 A center-aligned sequence diagram that includes counter overflows and underflows (ARPEN = 1)	178
Figure 9-8 Repeat count sequence diagram in down-counting mode	180
Figure 9-9 Repeat count sequence diagram in up-counting mode	. 181
Figure 9-10 Repeat count sequence diagram in center-aligned mode	181
Figure 9-11 Control circuit in normal mode, internal clock divided by 1	. 182
Figure 9-12 TI2 external clock connection example	183

Figure 9-13 Control circuit in external clock mode 1	184
Figure 9-14 External trigger input block diagram	184
Figure 9-15 Control circuit in external clock mode 2	185
Figure 9-16 Capture/compare channel (example: channel 1 input stage)	186
Figure 9-17 Capture/compare channel 1 main circuit	187
Figure 9-18 Output part of channelx (x= 1,2,3, take channel 1 as example)	187
Figure 9-19 Output part of channelx (x= 4)	188
Figure 9-20 PWM input mode timing	190
Figure 9-21 Output compare mode, toggle on OC1	191
Figure 9-22 Center-aligned PWM waveform (AR=8)	193
Figure 9-23 Edge-aligned PWM waveform (APR=8)	194
Figure 9-24 Example of One-pulse mode	195
Figure 9-25 Clearing the OCxREF of TIMx	196
Figure 9-26 Complementary output with dead-time insertion	197
Figure 9-27 Output behavior in response to a break	200
Figure 9-28 Control circuit in reset mode	201
Figure 9-29 Control circuit in Trigger mode	202
Figure 9-30 Control circuit in Gated mode	203
Figure 9-31 Control circuit in Trigger Mode + External Clock Mode2	204
Figure 9-32 6-step PWM generation, COM example (OSSR=1)	205
Figure 9-33 Example of counter operation in encoder interface mode	206
Figure 9-34 Encoder interface mode example with IC1FP1 polarity inverted	207
Figure 9-35 Example of Hall sensor interface	209
Figure 10-1 Block diagram of TIMx (x=3 and 4)	239
Figure 10-2 Counter timing diagram with prescaler division change from 1 to 4	240
Figure 10-3 Timing diagram of up-counting. The internal clock divider factor = 2/N	241
Figure 10-4 Timing diagram of the up-counting, update event when ARPEN=0/1	242
Figure 10-5 Timing diagram of the down-counting, internal clock divided factor = 2/N	243
Figure 10-6 Timing diagram of the Center-aligned, internal clock divided factor =2/N	244
Figure 10-7 A center-aligned sequence diagram that includes counter overflows and underflows (ARPEN = 1).	244
Figure 10-8 Control circuit in normal mode, internal clock divided by 1	246
Figure 10-9 TI2 external clock connection example	247

Figure 10-10 Control circuit in external clock mode 1	
Figure 10-11 External trigger input block diagram	
Figure 10-12 Control circuit in external clock mode 2	249
Figure 10-13 Capture/compare channel (example: channel 1 input stage)	249
Figure 10-14 Capture/compare channel 1 main circuit	250
Figure 10-15 Output part of channels ( $x = 1,2,3,4$ ;take channel 4 as an example)	251
Figure 10-16 PWM input mode timing	253
Figure 10-17 Output compare mode, toggle on OC1	254
Figure 10-18 Center-aligned PWM waveform (AR=8)	256
Figure 10-19 Edge-aligned PWM waveform (APR=8)	257
Figure 10-20 Example of One-pulse mode	258
Figure 10-21 Control circuit in reset mode	259
Figure 10-22 Block diagram of timer interconnection	260
Figure 10-23 TIM3 gated by OC1REF of TIM1	261
Figure 10-24 TIM3 gated by enable signal of TIM1	262
Figure 10-25 Trigger TIM3 with an update of TIM1	263
Figure 10-26 Triggers timers 1 and 3 using the TI1 input of TIM1	264
Figure 10-27 Example of counter operation in encoder interface mode	265
Figure 11-1 Block diagram of TIMx $(x = 6)$	
Figure 11-2 Counter timing diagram with prescaler division change from 1 to 4	289
Figure 11-3 Timing diagram of up-counting. The internal clock divider factor = 2/N	290
Figure 11-4 Timing diagram of the up-counting, update event when ARPEN=0/1	291
Figure 11-5 Control circuit in normal mode, internal clock divided by 1	292
Figure 12-1 LPTIM Diagram	299
Figure 12-2 Glitch filter timing diagram	300
Figure 12-3 LPTIM output waveform, Continuous counting mode configuration	302
Figure 12-4 PTIM output waveform, single counting mode configuration	303
Figure 12-5 LPTIM output waveform, Single counting mode configuration and Set-once mode activated	303
Figure 12-6 Waveform generation	305
Figure 12-7 Encoder mode counting sequence	308
Figure 12-8 Input waveforms of Input1 and Input2 when the decoder module is working normally	309
Figure 12-9 Input1 and Input2 input waveforms when decoder module is not working	309

Figure 13-1 Functional block diagram of the independent watchdog module	
Figure 14-1 Watchdog block diagram	
Figure 14-2 Refresh window and interrupt timing of WWDG	
Figure 15-1 Block diagram of a single ADC	
Figure 15-2 ADC clock	
Figure 15-3 Timing diagram	
Figure 15-4 Injection conversion delay	
Figure 15-5 Temperature sensor and VREFINT Diagram of the channel	
Figure 16-1 Comparator System Connection Diagram	
Figure 17-1 I2C functional block diagram	
Figure 17-2 I2C bus protocol	
Figure 17-3 Slave transmitter transfer sequence diagram	
Figure 17-4 Slave receiver transfer sequence diagram	
Figure 17-5 Master transmitter transfer sequence diagram	
Figure 17-6 Master receiver transfer sequence diagram	
Figure 18-1 USART block diagram	
Figure 18-2 word length = 8 setting	
Figure 18-3 word length = 9 setting	
Figure 18-4 configuration stop bit	
Figure 18-5 TXC/TXDE changes during transmission	
Figure 18-6 Start bit detection	
Figure 18-7 Transmission using DMA	
Figure 18-8 Reception using DMA	
Figure 18-9 hardware flow control between two USART	
Figure 18-10 RTS flow control	
Figure 18-11 CTS flow controls	
Figure 18-12 Mute mode using idle line detection	
Figure 18-13 Mute mode detected using address mark	
Figure 18-14 USART synchronous transmission example	
Figure 18-15 USART data clock timing example (WL=0)	
Figure 18-16 USART data clock timing example (WL=1)	
Figure 18-17 RX data sampling / holding time	

Figure 18-18 IrDASIRENDEC-Block diagram	420
Figure 18-19 IrDA data Modulation (3/16)-normal mode	420
Figure 18-20 Break detection in LIN mode (11-bit break length-the LINBDL bit is set)	421
Figure 18-21 Break detection and framing error detection in LIN mode	422
Figure 18-22 ISO7816-3 Asynchronous Protocol	423
Figure 18-23 Use 1.5 stop bits to detect parity errors	424
Figure 19-1 LPUART block diagram	437
Figure 19-2 frame format	438
Figure 19-3 TXC changes during transmission	440
Figure 19-4 Data sampling for noise detection	442
Figure 19-5 Sending using DMA	445
Figure 19-6 Receiving with DMA	446
Figure 19-7 Hardware flow control between two LPUART	446
Figure 19-8 RTS flow control	447
Figure 19-9 CTS flow control	447
Figure 20-1 SPI block diagram	456
Figure 20-2 Selective management of hardware/software	457
Figure 20-3 Master and slave applications	458
Figure 20-4 Data clock timing diagram	459
Figure 20-5 Schematic diagram of the change of TE/RNE/BUSY when the host is continuously transmittin duplex mode	-
Figure 20-6 Schematic diagram of TE/BUSY change when the host transmits continuously in one-way or	•
Figure 20-7 Schematic diagram of RNE change when continuous transmission occurs in receive-on (BIDIRMODE = 0 and RONLY = 1)	•
Figure 20-8 Schematic diagram of the change of TE/RNE/BUSY when the slave is continuously transmittin duplex mode	-
Figure 20-9 Schematic diagram of TE/BUSY change during continuous transmission in slave unidirectional only mode	
Figure 20-10 Schematic diagram of TE/BUSY change when BIDIRMODE = 0 and RONLY = 0 are tra discontinuously.	
Figure 20-11 Transmission using DMA	467
Figure 20-12 Reception using DMA	468
Figure 20-13 I <sup>2</sup> S block diagram	470

Figure 20-14 $I^2S$ Philips protocol waveform (16/32-bit full precision, CLKPOL = 0)	
Figure 20-15 I <sup>2</sup> S Philips protocol standard waveform (24-bit frame, CLKPOL = 0)	
Figure 20-16 I <sup>2</sup> S Philips protocol standard waveform (16-bit extended to 32-bit packet frame, CLKPOL =	0) 472
Figure 20-17 The MSB is aligned with 16-bit or 32-bit full precision, CLKPOL = 0	
Figure 20-18 MSB aligns 24-bit data, CLKPOL = 0	
Figure 20-19 MSB-aligned 16-bit data is extended to 32-bit packet frame, CLKPOL = 0	
Figure 20-20 LSB alignment 16-bit or 32-bit full precision, CLKPOL = 0	
Figure 20-21 LSB aligns 24-bit data, CLKPOL = 0	
Figure 20-22 LSB aligned 16-bit data is extended to 32-bit packet frame, CLKPOL = 0	
Figure 20-23 PCM standard waveform (16 bits)	
Figure 20-24 PCM standard waveform (16-bit extended to 32-bit packet frame)	
Figure 20-25 I <sup>2</sup> S clock generator structure	
Figure 20-26 Audio sampling frequency definition	
Figure 21-1 RTC block diagram	492
Figure 22-1 Block diagram of OPAMP connection diagram	519
Figure 22-2 OPAMP external amplification mode	520
Figure 22-3 OPAMP follower mode	521
Figure 22-4 Internal programmable gain mode	522
Figure 25-1 Topology of CAN network	535
Figure 25-2 CAN working mode	537
Figure 25-3 Single CAN block diagram	538
Figure 25-4 loopback mode	539
Figure 25-5 silent mode	540
Figure 25-6 loopback silent mode	540
Figure 25-7 Send mailbox status	542
Figure 25-8 Receive FIFO status	543
Figure 25-9 Filter bit width setting-register organization	545
Figure 25-10 Examples of filter mechanisms	547
Figure 25-11 Bit sequence	549
Figure 25-12 Various CAN frames	550
Figure 25-13 Event flag and interrupt generation	551
Figure 25-14 CAN error state diagram	552



Figure 27-1 N32G032 level and Cortex®-M0 level debugging block diagram	30
--	----

## **1** Abbreviations in The Text

### 1.1 Describes the List of Abbreviations Used in the Register Table

The following abbreviations are used in the description of registers:

read/write(rw)	Software can read and write these bits.		
read-only(r)	Software can only read these bits.		
write-only(w)	Software can only write this bit, and reading this bit will return the reset		
	value.		
read/clear(rc_w1)	Software can read this bit or clear it by writing' 1', and writing' 0' has no		
	effect on this bit.		
read/clear(rc_w0)	Software can read this bit or clear it by writing' 0', and writing' 1' has no		
	effect on this bit.		
read/clear by read(rc_r)	Software can read this bit. Reading this bit will automatically clear it to' 0'.		
	Writing' 0' has no effect on this bit.		
read/set(rs)	Software can read or set this bit. Writing' 0' has no effect on this bit.		
read-only write trigger(rt_w)	Software can read this bit and write' 0' or' 1' to trigger an event, but it has no		
	effect on this bit value.		
toggle(t)	Software can only flip this bit by writing' 1', and writing' 0' has no effect on		
	this bit.		
Reserved(Res.)	Reserved bit, must be kept at reset value.		

### **1.2 Available Peripherals**

For all models of N32G032 microcontroller series, the existence and number of a peripheral, please refer to the data sheet of the corresponding model.



## 2 Memory and Bus Architecture

### 2.1 System Architecture

#### 2.1.1 Bus Architecture

The main system consists of the following parts:


- Two main drive units:
  - Cortex<sup>®</sup>-M0 core system bus
  - General purpose DMA
- Six passive units
  - Embedded SRAM
  - Embedded Flash memory
  - ADC
  - AHB to AHB bridge, it connects some AHB devices
  - AHB to APB bridge (AHB2APBx,x=1,2), which connects all APB devices

These are connected to each other through a multi-level AHB bus architecture, as shown in Figure 2-1:



nsing.com.sg

#### Figure 2-1 Bus Architecture



- CPU System bus: This bus connects to the Cortex<sup>®</sup>-M0 kernel Sbus to bus matrix, used for instruction pre-fetch, data load (constant load and debug access) and AHB/APB peripheral access.
- DMA bus: The DMA's AHB master interface is connected to the bus matrix, which coordinates the kernel and DMA



access to SRAM, Flash and peripherals.


- The bus matrix coordinates access arbitration between the kernel system bus and the DMA master bus. The arbitration uses a round robin algorithm. The bus matrix consists of two driver components (CPU system bus, DMA bus) and six slave components (Flash memory interface, SRAM, ADC, and AHB system bus 1/2). Some AHB peripherals are connected to system bus 1 through the bus matrix, and system bus 2 is connected to two AHB2APB Bridges.
- The system consists of two AHB2APB Bridges, specifically AHB2APB1 and AHB2APB2. APB1 contain 20 APB peripherals with the maximum speed of PCLK being 48MHz. APB2 contains 14 APB peripherals with the maximum speed of PCLK being 48MHz.

#### 2.1.2 Bus Address Mapping

The address mapping includes all AHB and APB peripherals: AHB peripherals, APB1 peripherals, APB2 peripherals, Flash, SRAM, System Memory etc. The specific mapping is as follows:



#### Figure 2-2 Bus Address Map



Address Range	Peripherals	Bus
0x4002_8400 – 0x5FFF_FFFF	Reserved	
0x4002_8000 - 0x4002_83FF	HDIV	
0x4002_3400 - 0x4002_7FFF	Reserved	
0x4002_3000 - 0x4002_33FF	CRC	AHB
0x4002_2400 - 0x4002_2FFF	Reserved	
0x4002_2000 - 0x4002_23FF	Flash	
0x4002_1400 - 0x4002_1FFF	Reserved	



Address Range	Peripherals	Bus
$0x4002\_1000 - 0x4002\_13FF$	RCC	
$0x4002_0C00 - 0x4002_0FFF$	Reserved	
$0x4002_0800 - 0x4002_0BFF$	ADC	
$0x4002\_0400-0x4002\_07FF$	SQRT	
$0x4002_0000 - 0x4002_03FF$	DMA	
$0x4001_8000 - 0x4001_FFFF$	Reserved	
0x4001_5400 - 0x4001_7FFF	Reserved	
0x4001_5000 - 0x4001_53FF	UART6	
$0x4001_{4800} - 0x4001_{4FFF}$	Reserved	
$0x4001_4400 - 0x4001_47FF$	SPI2	
0x4001_3C00 - 0x4001_43FF	Reserved	
0x4001_3800 - 0x4001_3BFF	USART1	
0x4001_3400 - 0x4001_37FF	TIM8	
	SPI3	
0x4001 2C00 – 0x4001 2FFF	TIM1	
0x4001 2400 – 0x4001 2BFF	Reserved	APB2
0x4001 2000 – 0x4001 23FF	SPI1_I2S	
0x4001_1C00 – 0x4001_1FFF	GPIOF	
0x4001 1800 – 0x4001 1BFF	Reserved	
0x4001_1400 - 0x4001_17FF	GPIOD	
0x4001_1000 - 0x4001_13FF	GPIOC	
0x4001_0C00 - 0x4001_0FFF	GPIOB	
0x4001 0800 – 0x4001 0BFF	GPIOA	
0x4001 0400 – 0x4001 07FF	EXTI	
	AFIO	
	Reserved	
	PWR	
0x4000 6800 – 0x4000 6FFF	Reserved	
	CAN	
	Reserved	
	I2C2	
	I2C1	
	UART5	
	LPUART2	APB1
	LPUART1	
	USART2	
0x4000 3400 - 0x4000 43FF	Reserved	
0x4000 3000 – 0x4000 33FF	IWDG	
0x4000 2C00 – 0x4000 2FFF	WWDG	—
0x4000 2800 – 0x4000 2BFF	RTC	—
0x4000_2000 0x4000_2001 0x4000 2400 - 0x4000 27FF	COMP	
0x4000_2000 - 0x4000_23FF	OPAMP	

33 / 585



Address Range	Peripherals	Bus
0x4000_1800 - 0x4000_1FFF	Reserved	
0x4000_1400 - 0x4000_17FF	BEEPER2	
0x4000_1000 - 0x4000_13FF	TIM6	
0x4000_0C00 - 0x4000_0FFF	LPTIM	
0x4000_0800 - 0x4000_0BFF	TIM4	
0x4000_0400 - 0x4000_07FF	TIM3	
0x4000_0000 - 0x4000_03FF	BEEPER1	

#### 2.1.3 Boot Management

#### **Boot address**

During system startup, you can select the BOOT mode after the reset through the BOOT0 pin and the user option byte configuration. The value of the BOOT pin will be re-sampled after the system is reset or exits from the PD mode. After the startup delay, the CPU fetches the top-of-stack value from address 0x0000\_0000 and executs the code from the reset vector address indicated by address 0x0000\_0004. Because of the Cortex<sup>®</sup>-M0 always gets the top-of-stack value and reset vector from addresses 0x0000\_0000 and 0x0000\_0004, so boot is only suitable for booting the CODE block, and address remapping is designed for boot space. There are three boot modes to choose from:

- Boot from Main Flash:
  - Main Flash memory is mapped to the boot space (0x0000\_0000);
  - Main Flash memory is accessible in two address areas, 0x0000\_0000 or 0x0800\_0000;
- Boot from System Memory:
  - System Memory is mapped to boot space (0x0000\_0000);
  - System Memory can be accessed in two address areas, 0x0000\_0000 or 0x1FFF\_0000;
- Boot from the embedded SRAM:
  - The embedded SRAM is mapped to boot space (0x0000\_0000);
  - The embedded SRAM is accessible in two address areas, 0x0000\_0000 or 0x2000\_0000;

#### 2.1.3.1 Boot configuration

Three different BOOT modes can be selected through the BOOT0 pin and the user option byte configuration.

Table 2	-2 List	of Boot	Mode
---------	---------	---------	------

Boot Mode Select Pin			De 14 Merile	•	e Start Address F ry Space In Boot	0	
nBOOT1	nBOOT0	BOOT0 pin	nSWBOOT0	Boot Mode	Main Flash	System Memory	SRAM
Х	Х	0	1		0x0000_0000	0 1555 0000	0. 2000. 0000
Х	1	Х	0	Main Flash start	0x0800_0000	0x1FFF_0000	0x2000_0000
1	Х	1	1	System Memory	0.0000000	0x0000_0000	0. 2000. 0000
1	0	Х	0	Start	0x08000000	0x1FFF_0000	0x2000_0000
0	Х	1	1	SRAM start	0x08000000	0x1FFF_0000	0x0000_0000



	Boot Mode Select Pin		Devi Mada	•	e Start Address F ry Space In Boot	0	
nBOOT1	nBOOT0	BOOT0 pin	nSWBOOT0	Boot Mode	Main Flash	System Memory	SRAM
0	0	Х	0				0x2000_0000

Note: BOOT0 and GPIO are multiplexed, and input drop - down is used by default during power-on.

#### **Embedded bootloader**

The embedded bootloader is stored in System Memory for reprogramming Flash memory via USART1. The USART1 interface can operate not only with an external clock (HSE) but also with an internal 8MHz oscillator (HSI). For further details, please refer to "The Embedded Boot Loader Manual".

### 2.2 Memory System

The program memory, data memory, registers and I/O ports are organized in the same 4GB linear address space. Data bytes are stored in the memory in Little Endian format. The lowest numbered byte in a word is regarded as the least significant byte of the word, while the highest numbered byte is the most significant byte. The specifications of program memory and data memory are as follows.

#### 2.2.1 FLASH Specification

The Flash consists of a main Flash memory block and an information block, which are described below: (The capacity value in the following description does not include ECC)

- The maximum main memory block is 64KB, also known as main Flash memory, which contains 128 Pages for storing and running user programs and storing data.
- The information block is 5KB, including 10 Pages, and consists of system memory block (3KB), system configuration block (1.5KB) and option byte block (0.5KB).
  - The system memory block is 3KB, which contains 6 Pages, and is used for storing and running the bootloader (BOOT).
  - The system configuration block is 1.5KB, including 3 Pages.
  - The option byte block is 0.5KB, containing 1 Page, with an effective space of 14B, Both the BOOT programs and user programs can read, write and erase this area.

#### Flash memory organization

Both the main memory block and the information block are allocated to bus address spaces.

Table 2-3 Flash	<b>Bus Address List</b>
-----------------	-------------------------

Memory Area	Page Name	Address Range	Size
	Page 0	$0x0800_0000 - 0x0800_01FF$	0.5 KB
	Page 1	$0x0800_0200 - 0x0800_03FF$	0.5 KB
Main memory block	Page 2	$0x0800_0400 - 0x0800_05FF$	0.5 KB
	÷	÷	:



Memory Area	Page Name	Address Range	Size
	Page 127	$0x0800\_FE00-0x0800\_FFFF$	0.5 KB
Information block	System memory block	$0x1FFF_0000 - 0x1FFF_0BFF$	3KB
	System configuration area	0x1FFF_F000 – 0x1FFF_F5FF	1.5 KB
	Option byte area	0x1FFF_F600 – 0x1FFF_F60D	14B
Flash memory block interface registers	FLASH_AC	$0x4002_{2000} - 0x4002_{2003}$	4B
	FLASH_KEY	$0x4002_{2004} - 0x4002_{2007}$	4B
	FLASH_OPTKEY	$0x4002_{2008} - 0x4002_{200B}$	4B
	FLASH_STS	$0x4002_{200C} - 0x4002_{200F}$	4B
	FLASH_CTRL	$0x4002_{2010} - 0x4002_{2013}$	4B
	FLASH_ADD	$0x4002_{2014} - 0x4002_{2017}$	4B
	Reserved	$0x4002_{2018} - 0x4002_{201B}$	4B
	FLASH_OB	0x4002_201C - 0x4002_201F	4B
	FLASH_WRP	$0x4002\_2020-0x4002\_2023$	4B
	FLASH_ECC	$0x4002_{2024} - 0x4002_{2027}$	4B

The Flash memory is organized as 32-bit wide memory units, which can store codes and data constants.

Information block is divided into three parts:

- The system memory block is used to store the bootloader in the system memory. The bootloader uses USART1 serial interface to program the Flash memory.
- System configuration block contains basic information about the chip.
- The option byte block, writing to main memory and information block is managed by embedded Flash programming/erasing controller.

There are two ways to protect Flash memory from illegal access (read, write and erase):

- Page write protection (WRP)
- Read protection (RDP)

When the Flash memory write operation is executed, any read operation to the Flash memory will stall the bus, and the read operation can only be performed correctly after the write operation is completed. This means that code or data fetches cannot be made while a program/erase operation is ongoing.

When performing Flash programming(write or erase), the internal RC oscillator (HSI) must be turned on.

Note: in the low power consumption mode, all Flash memory operations are suspended.

#### **Read and write operation**

The Flash operation only supports 32-bit operation, and the Flash should be erased before the write operation, and the minimum block size for erasing is one Page, which is 0.5KB. Write operation is divided into erasing and programming phases.

When reading Flash, the number of waiting cycles for reading can be configured by the register. When using, it needs to be calculated in combination with the clock frequency of system(SYSCLK). For example, when SYSCLK <= 18MHz, the minimum number of waiting periods is 0; When 18MHz< SYSCLK <= 36MHz, the minimum number of waiting periods is 1; When 36MHz< SYSCLK <=48MHz, the minimum number of waiting periods is 2.

36 / 585



Note: whether number of wait periods is not zero, enable prefetch buffer can improve overall efficiency.

## **Unlock Flash**

After reset, the Flash module is protected and cannot be written into the FLASH\_CTRL register to prevent accidental operation of Flash memory due to electrical disturbances and other reasons. By writing a specific sequence of key values into the FLASH\_KEY register, you can unlock the FLASH\_CTRL register. The specific sequence is: first, writing KEY1 = 0x45670123 to the FLASH\_KEY register, and then write KEY2 = 0xCDEF89AB to the FLASH\_KEY register.

If there is an error in sequence or key value, a bus error will be returned and the FLASH\_CTRL register will be locked until the next reset. Software can check the FLASH\_CTRL.LOCK bit to confirm whether the Flash is unlocked. If normal locking is required, software can set the FLASH\_CTRL.LOCK bit to 1. After that, the Flash can be unlocked by writing the correct key sequence to the FLASH\_KEY register.

#### **Erase and program**

#### 2.2.1.1.1 Erase of main memory block

The main memory block can be erased page by page or completely(Mass Erase)

#### **Page Erase**

Page Erase process:

- 1. Check the FLASH\_ STS.BUSY bit to confirm that there are no other Flash operations in progress;
- 2. Set the FLASH\_CTRL.PER bit to '1';
- 3. Select the page to be erased with the FLASH\_ADD register;
- 4. Set the FLASH\_CTRL.START bit to '1';
- 5. Wait for the FLASH\_STS.BUSY bit to change to '0';
- 6. Read out the content of the erased page and verify it.

#### **Mass Erase**

Mass Erase process:

- 1. Check the FLASH\_STS.BUSY bit to confirm that there are no other Flash operations in progress;
- 2. Set the FLASH\_CTRL.MER bit to '1';
- 3. Set the FLASH\_CTRL.START bit to '1';
- 4. Wait for the FLASH\_STS.BUSY bit to change to '0';
- 5. Read out all pages and verify.

#### 2.2.1.1.2 Main memory block programming

The main memory block can be programmed 32 bits at a time. When the FLASH\_CTRL.PG bit is '1', writing a word into a Flash address will start programming once; Writing any half word of data will result in a bus error. During the programming process (the FLASH\_STS.BUSY bit is '1'), any operation of reading or writing the Flash memory will cause the CPU to pause until the end of the Flash programming.

Main memory programming process:

1. Check the FLASH\_STS.BUSY bit to confirm that there are no other Flash operations in progress;



- 2. Set the FLASH\_CTRL.PG bit to '1';
- 3. Write the word to be programmed at the specified address;
- 4. Wait for the FLASH\_ STS.BUSY bit to change to '0';
- 5. Read the written address and verify the data.

Note: when the FLASH STS.BUSY bit is '1', you cannot write to any register.

#### 2.2.1.2 Option byte erase and programming

The option byte area is programmed differently from the main memory block. The number of option bytes is limited 7 bytes (2 bytes for write protection, 2 bytes for read protection, 1 byte for configuration and 2 bytes for storing user data). After unlocking the Flash, you must write KEY1 and KEY2 respectively (refer to Section 0) to the FLASH\_OPTKEY register, and then set the FLASH\_CTRL.OPTWE bit to '1'. At this time, the option byte area can be programmed: set the FLASH\_CTRL.OPTPG bit to '1' and then write a word to the specified address.

When programming the word in the option byte area, use the low byte in the half-word and automatically calculate the high byte (the high byte is the complement of the low byte), before starting the programming operation, this ensures that the option byte and its complement are always correct.

Option byte erase process:

- 1. Check the FLASH\_STS.BUSY bit to confirm that there are no other Flash operations in progress;
- 2. Unlock the FLASH\_CTRL.OPTWE bit;
- 3. Set the FLASH\_CTRL.OPTER bit to '1';
- 4. Set the FLASH\_CTRL.START bit to '1';
- 5. Wait for the FLASH\_ STS.BUSY bit to change to '0';
- 6. Read the erased option byte and verify it.

Option byte area programming process:

- 1. Check the FLASH\_STS.BUSY bit to confirm that there are no other Flash operations in progress;
- 2. Unlock the FLASH\_CTRL.OPTWE bit;
- 3. Set the FLASH CTRL.OPTPG bit to '1';
- 4. Writing the word to be programmed to the specified address;
- 5. Wait for the FLASH\_ STS.BUSY bit to change to '0';
- 6. Read the written address and verify the data.

#### **ECC** function

The Flash module supports the ECC functionality, enabling 1-bit error detection and correction. ECC encoding and decoding (error correction and error detection) are performed automatically by the hardware. If an error is detected, an error is set and an interrupt is generated.

## **Instruction prefetching**

The Flash module supports the instruction prefetch function with the prefetch buffer size of 8B. Through instruction prefetching, the instruction execution efficiency of CPU can be improved. The instruction prefetch function can be



configured to be enabled or disabled through the register, and it is enabled by default.

## **Option byte**

The option byte block is mainly used to configure read-write protection, boot mode configuration, software/hardware watchdog and reset options when the system is in power-down or stop mode. It consists of 7 options bytes: 2 bytes for write protection, 2 bytes for read protection, 1 byte for configuration option, 2 bytes defined by user. The option byte block also contains the complement codes corresponding to these 7 option bytes. These complement codes need to be automatically calculated by hardware when the option bytes are written and used for verification when the option bytes are read.

By default, the option byte block is always readable and write-protected. To write (program/erase) the option byte block, first unlock the Flash, then unlock the option byte: write the correct key-value sequence (KEY1 = 0x45670123, KEY2 = 0xCDEF89AB) in the FLASH\_OPTKEY, and then write operation to the option byte block will be allowed. If the sequence is wrong or the key value is wrong, a bus error will be returned and the option byte will be locked until the next reset. To lock the option byte, write '0' to the FLASH\_CTRL.OPTWE bit by software. The option byte can be unlocked by writing the correct key-value sequence in the FLASH\_OPTKEY.

After each system reset, the option byte data is read out from the option byte block and stored it in the option byte register (FLASH\_OB/FLASH\_WRP) with read-only property. At the same time, the option byte complement data read out together will be used to verify whether the option byte data is correct. If it does not match, an option byte error flag (FLASH\_OB.OBERR) will be generated. When an option byte error occurs, the corresponding option byte is forced to 0xFF. When the option byte and its complement are both 0xFF (the state after erasing), the above verification steps are skipped and verification is not required.

Address	[31:24] Corresponding Complement Code	[23:16] Option Byte	[15:8] Corresponding Complement Code	[7:0] Option Byte
0x1FFF_F600	nUSER	USER	nRDP1	RDP1
0x1FFF_F604	nData1	Data1	nData0	Data0
0x1FFF_F608	nWRP1	WRP1	nWRP0	WRP0
0x1FFF_F60C	Reserved	Reserved	nRDP2	RDP2

#### Table 2-4 Option Byte List

- Read protection L1 level option byte: RDP1
  - Protect the code stored in the Flash memory;
  - When the correct value is written, it is not allowed to read the Flash memory;
  - The result of whether RDP1 is turned on or not can be inquired through FLASH\_OB[1];
- User configuration options: USER
  - The USER [7:6]: Reserved;
  - USER[5]: nSWBOOT0\_SEL configuration option, which can be queried by FLASH\_OB[7]

0: nBOOT0 configuration option used for BOOT mode selection

1: BOOT0 Pin is used to select the BOOT mode

# **N**SING

- USER[4]: nBOOT1 configuration option, which can be queried by FLASH\_OB[6]
- USER[3]: nBOOT0 configuration option, which can be queried by FLASH\_OB[5]
- USER[2]: nRST\_PD configuration option, which can be queried through FLASH\_OB[4]

0: A reset occurs when entering PD mode

1: No reset occurs when entering PD mode

- USER[1]: nRST\_STOP configuration option, which can be queried through FLASH\_OB[3]
  - 0: A reset occurs when entering STOP mode
  - 1: No reset occurs when entering the STOP mode
- USER[0]: WDG\_SW configuration option, which can be queried through FLASH\_OB[2]
  - 0: Hardware watchdog
  - 1: Software watchdog
- 2 bytes of user data: Datax
  - Data1 (stored in FLASH\_OB[25:18]);
  - Data0 (stored in FLASH\_OB [17:10]);
- Write protection option byte: WRP0 ~ 1, which can be written through the register FLASH\_WRP [15:0] query
  - WRP0: Write protection for pages 0 to 63, bit[0] corresponds to Page (0 to 7)..., bit[7] corresponds to Page (56~63);
  - WRP1: Write protection for pages 64~127, bit[0] corresponds to Page (64~71)..., bit[7] corresponds to Page (120~127);
- Read protection L2 level option byte: RDP2
  - Add protection function on the basis of L1, refer to detailed description of read protection in section 2.2.1.9;
  - The result of whether RDP2 is turned on or not can be inqueried through FLASH\_OB [31];

#### Write protect

Write protection can be configured for all pages in the Flash main memory block (maximum 64KB) to prevent accidental write operations caused by program crashes or electrical disturbances. The basic unit of write protection is as follows: for Page 0 to 127, every 8 pages is a basic protection unit. Write protection can be configured by setting WRP0 to 1 in the option byte block; After each configuration, a system reset is required for the configured value to be reloaded to take effect. If a protected page is programmed or erased, a protection error flag will be returned in the FLASH\_STS.

The system information block contains the following blocks:

- The system memory block (3KB) in the system information block stores the boot program and cannot be changed.
- The system configuration block (1.5KB) in the system information block stores the basic information of the chip and cannot be changed.
- The option byte block (0.5KB) in the system information block stores the user-configurable option byte information. The write protection of the option byte block is achieved by writing 0 to the FLASH\_CTRL.OPTWE bit by software, and after that, you can write the correct key value sequence to FLASH\_OPTKEY to release the write protection of



the option byte.

### **Read protection**

The user code in Flash can be protected against unauthorized reading by setting read protection. Read protection is set by configuring RDP bytes in the option byte block. Three different read protection levels can be configured, as shown in the following Table

Read Protection Status	RDP1	nRDP1	nRDP2	RDP2
L1 level	0xFF	0xFF	$RDP2! = 0xCC \mid$	nRDP2! = 0x33
Unprotected	0xA5	0x5A	$RDP2! = 0xCC \mid$	nRDP2! = 0x33
L2 level	0xXX	0xXX	0x33	0xCC
L1 level		Not the above three of	configurations	

#### **Table 2-5 Read Protection Configuration List**

- L0 level:
  - In unprotected state, (RDP1 == 0xA5 & nRDP1 == 0x5A) && (RDP2!= 0xCC | nRDP2!= 0x33);
  - The main memory block and option byte block can be read arbitrarily;
  - The main memory block and option byte block can be programmed and erased, with configurable read/write protection;
- L1 level:
  - The corresponding ~ ((RDP1 == 0xA5 & nRDP1 == 0x5A) && (RDP2!= 0xCC | nRDP2!= 0x33)) | (RDP2 == 0xCC & nRDP2 == 0x33));
  - Only the read operation of the main memory block from the user code is allowed, that is, the read operation of the main memory block is permitted only, when the program is started from the main Flash memory in non debugging mode;
  - All main memory pages can be programmed by code executing in main Flash memory (for functions such as IAP or data storage)
  - All main memory pages do not allow write or erase operations in debug mode or after booting from embedded SRAM (except for mass erase);
  - All pages are not allowed to write or erase in debug mode or after booting from embedded SRAM (except for mass erase);
  - The function of loading code into the embedded SRAM through JTAG/SWD remain effective, and it can be started from the embedded SRAM through JTAG/SWD, which can be used to remove read protection;
  - When the read-protected option byte is reprogrammed to the unprotected L0 level, all the main memory block will be automatically erased, and the process is as follows: (Erasing the option byte block will not result in automatic whole erasing operation, because the result of erasing is 0xFF, which is equivalent to remaining in the protection state of L1 level)
    - 1. Write the correct key value sequence into FLASH\_OPTKEY to unlock the option byte block;
    - 2. The bus initiates a command to erase the entire option byte area (Page erase);
    - 3. Bus write 0xA5 to read protection option byte;



- 4. Automatically erase all main memory block by hardware;
- 5. Automatically write 0xA5 to read protection option byte by hardware;
- 6. When the system is reset (such as software reset, etc.), the option byte block (including the new RDP value 0xA5) will be reloaded into the system, and the read protection will be released;
- L2 level: Except that SRAM boot disabled, debug mode disabled, option byte write/page erase disabled and the protection level cannot be modified (irreversible), other features are the same as L1 level. The L2 level is realized by configuring another option byte RDP2. No matter what the value of RDP1 is, as long as it satisfies (RDP2==0xCC & nRDP2==0x33), it is L2 level.

## **Permission Protection**

- Flash main memory area permissions:
  - Under L0 level: the main memory block can be read; the main memory block can be configured with the write protection attribute of each Page for programming and page erasing;
  - Under L1/2 level:
    - 1. When executed in SWD debug mode or after booting from embedded SRAM, all Pages do not allow (W/R/PE) operations;
    - 2. The 0th to 7th pages are automatically write-protected, and other pages can be programmed through the code executed in the main Flash memory block (implementing functions such as IAP or data storage);
    - 3. Other Pages can configure the write protection property of each Page;
    - 4. When the L1 level is rewritten to the L0 level, all Flash main memory blocks will be automatically erased;
- Flash option byte block permission:
  - Under the L0/L1 level, access is allowed (W/R/PE);
  - Under the L2 level: except that the debug mode is disabled, read-only access to the Flash option byte block is allowed;
- Flash system memory block permissions:
  - Only the code executed in the system memory block is allowed to access (W/R/PE); Flash and SRAM execution code or through the debugging interface are not allowed to access;
  - At the L1/L2 level, the SRAM boot jumps to the system memory execution code and does not allow access (W/R/PE). access otherwise allowed (W/R/PE);
- Flash system configuration block
  - User information: The read operation can only be performed after the system memory is started or executed by jumping to the system memory;
  - ID information: readable at L0 level, access prohibited in SWD debug mode at L1/L2 level, access prohibited at L1 level after sram is started, refer to Table 2-6 for details;

#### Table 2-6 Flash Read-Write-erase<sup>(1)</sup> Permission Control Table

Protect	Boot Mode	Main Flash	Changing a
---------	-----------	------------	------------



Level	Perform user					Protection Level
	Access block	SWD	Main Flash	System Memory	SRAM	
	First 4KB of Flash main memory block	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
	Last 4KB of Flash main memory block	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
LO	Flash main memory block mass erase	Allow	Allow	Allow	Allow	Change to L1 or L2 is
level	Flash option byte block	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	allowed
	Flash system memory block	prohibit	prohibit	Read-Write-Erase	prohibit	
	SRAM (All)	Read and write	Read and write	Read and write	Read and write	
	First 4KB of Flash main memory block	Prohibit	Read-only	Read-only	Read-only	
	Last 4KB of Flash main memory block	Prohibit	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	
L1	Flash main memory block mass erase	Allow	Allow	Allow	Allow	L0 or L2 is allowed. When changed to L0,
level	Flash option byte block	Read-Write- Erase	Read-Write- Erase	Read-Write-Erase	Read-Write- Erase	the main memory block is automatically erased.
	Flash system memory block	Prohibit	Prohibit	Read-write-erase	Prohibit	
	SRAM (All)	Read and write	Read and write	Read and write	Read and write	
	First 4KB of Flash main memory block	SWD	Read-only	Read-only	Read-only	
L2 level	Last 4KB of Flash main memory block	The interface is disabled.	Read-write- erase	Read-write-erase	Read-write- erase	No modification is allowed.
	Flash main memory		Allow	Allow	Allow	



	block mass erase					
	Flash option byte block		Read-only	Read-only	Read-only	
	Flash system memory block		Prohibit	Read-write-erase	Prohibit	
	SRAM (All)		Read and write	Read and write	Read and write	
	Boot mode			SRAM		
protect level	Perform user Access to block	SWD	Main Flash	System Memory	SRAM	Changing a Protection Level
	First 4KB of Flash main memory block	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	
	Last 4KB of Flash main memory block	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	
L0	Flash main memory block mass erase	Allow	Allow	Allow	Allow	Change to L1 or L2 is
level	Flash option byte block	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	allowed
	Flash system memory block	Prohibit	Prohibit	Read-write-erase	Prohibit	
	SRAM (All)	Read and write	Read and write	Read and write	Read and write	
	First 4KB of Flash main memory block	Prohibit	Read-only	Read-only	Prohibit	
L1	Last 4KB of Flash main memory block	Prohibit	Read-write- erase	Read-write-erase	Prohibit	L0 or L2 is allowed. When changed to L0,
level	Flash main memory block mass erase	Allow	Allow	Allow	Allow	the main memory block is automatically erased.
	Flash option byte block	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	



	Flash system memory block	Prohibit	Prohibit	Prohibit	Prohibit	
	SRAM (All)	Read and write	Read and write	Read and write	Read and write	
	First 4KB of Flash main memory block					
	Last 4KB of Flash main memory block					
L2	Flash main memory block mass erase					No modification is
level	Flash option byte block	L2	protection level	, cannot boot from SRA	АМ	allowed. SWD is banned.
	Flash system memory block					
	SRAM (All)					
	Boot mode		Syste	em Memory		
protect level	Perform user Access to block	SWD	Jump to Flash	System Memory Start the	Jump to SRAM	Changing a Protection Level
	First 4KB of Flash main memory block	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	
	Last 4KB of Flash main memory block	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	
L0 level	Flash main memory block mass erase	Allow	Allow	Allow	Allow	Change to L1 or L2 is allowed
	Flash option byte block	Read-write- erase	Read-write- erase	Read-write-erase	Read-write- erase	
	Flash system memory block	Prohibit	Prohibit	Read-write-erase	Prohibit	



	SRAM (All)	Read and write	Read and write	Read and write	Read and write			
	First 4KB of Flash main memory block	Prohibit	Read-only	Read-only	Read-only			
	Last 4KB of Flash main memory block	Prohibit	Read-write- erase	Read-write-erase	Read-write- erase			
L1	Flash main memory block mass erase	Allow	Allow	Allow	Allow	L0 or L2 is allowed. When changed to L0,		
level	Flash option byte block	Read-write- erase	Read-write- erase	Read-write-erase	te-erase Read-write- erase e			
	Flash system memory block	Prohibit	Prohibit	Read-write-erase	Prohibit			
	SRAM (All)	Read and write	Read and write	Read and write	Read and write			
	First 4KB of Flash main memory block		Read-only	Read-only	Read-only			
	Last 4KB of Flash main memory block		Read-write- erase	Read-write-erase	Read-write- erase			
L2	Flash main memory block mass erase	SWD	Allow	Allow	Allow	No modification		
level	Flash option byte block	The interface is disabled. Read-only		Read-only	Read-only	allowed		
	Flash system memory block		Prohibit	Read-write-erase	Prohibit			
	SRAM (All)		Read and write	Read and write	Read and write			

*Note:*<sup>(1)</sup>*Erase here refers to Flash page erase.* 

## 2.2.2 SRAM

SRAM is mainly used for code running, storing variables and data or stacks in the process of program execution, with a maximum capacity of 16KB.

SRAM supports read-write access of byte, half-word and word.

SRAM supports code ececution, and can run programs at full speed in SRAM. The maximum address range of SRAM is



from 0x2000 0000 to 0x2000 3FFF.

SRAM cannot retain data in PD mode; In other operating modes (Run, Lprun, Sleep, and Stop), data is retained normally.

The main features are as follows:

- The maximum total capacity is 16KB
- Support byte/half word/word reading and writing
- CPU/DMA can access SRAM.
- The CPU bus can be remapped to access the SRAM, allowing programs to execute directly from the SRAM at the full speed of the CPU.

## 2.2.3 FLASH Register Description

All register operations must be performed in words (32 bits).

#### FLASH register overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	FLASH_AC													Rese	erved													PRFTBFS	PRFTBFE	Reserved	LA	TENC	CY
	Reset Value																											1	1	R	0	0	0
004h	FLASH_KEY																FKI	EY															
00411	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
008h	FLASH_OPTKEY									_							OPTI	KEY															
0080	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00Ch	FLASH_STS												Rese	rved												ECCERR	Reserved	EOP	WRPERR	Reserved	PGERR	Reserved	BUSY
	Reset Value																									0	βG	0	0	Re	0	Re	0
010h	FLASH_CTRL									Rese	erved									ECCERRITE	EOPITE	Reserved	ERRITE	OPTWE	Reserved	LOCK	START	OPTER	OPTPG	Reserved	MER	PER	PG
	Reset Value																			0	0		0	0		1	0	0	0		0	0	0
0141	FLASH_ADD																FAI	DD															
014h	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
018h														Re	eserv	ed																	
01Ch	FLASH_OB	RDPRT2		R	eser	ved					Da	ta1							Da	ita0				11-11-1N	Not Used	nSWBOOT0	nBOOTI	nBOOT0	nRST_PD	nRST_STOP	WDG_SW	RDPRTI	OBERR
	Reset Value	0						1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0
	FLASH_WRP								_																WR	PT							
020h	Reset Value								Rese	erved								1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
024h	FLASH_ECC		Reserved										EC	с																			
	Reset Value																											0	0	0	0	0	0

#### Table 2-7 Flash Register Overview

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



## FLASH control and status register

For abbreviations related to register descriptions, please refer to Section 1.1.

#### 2.2.3.1.1 FLASH access control register (FLASH\_AC)

Address offset: 0x00

Reset value: 0x0000 0030

31		-													16
	1	I	I	1	1	1	Res	erved		1	I I	1			
	I	I	1	1	1	1	1	1	I	1	1 1			I I	
15									6	5	4	3	2	1	0
				Reso	erved					PRFTBFS	PRFTBFE	Rese	rved	LATE	INCY
										r	rw			rv	N

Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained.
5	PRFTBFS	Pre-fetch buffer status
		This bit indicates the state of the pre-fetch buffer
		0: The pre-fetch buffer is disabled.
		1: The pre-fetch buffer is enabled.
4	PRFTBFE	The pre-fetch buffer is enabled
		0: Disables the pre-fetch buffer.
		1: Enables the pre-fetch buffer.
3:2	Reserved	Reserved, the reset value must be maintained
1:0	LATENCY	Time delay
		These bits represent the ratio of the SYSCLK (system clock) cycle to the Flash
		access time
		00: Zero periodic delay, when $0 \leq SYSCLK \leq 18MHz$
		01: A periodic delay, when $18MHz < SYSCLK \le 36MHz$
		10: Two periodic delay, when $36MHz < SYSCLK \le 48MHz$
		11: Reserved

#### 2.2.3.1.2 FLASH key register (FLASH\_KEY)

Address offset: 0x04

Reset value: 0xXXXX XXXX

31										 16
				FKEY	[31:16]			1		
				v	v					
15			 	 		 				 0
				FKEY	[15:0]					
	1			FKEY	[15:0] I		1	1	1	

w

Bit Field	Name	Description
31:0	FKEY	Used to unlock the FLASH_CTRL.LOCK bit.



### 2.2.3.1.3 FLASH OPTKEY register (FLASH\_OPTKEY)

Address offset: 0x08

#### Reset value: 0xXXXX XXXX

31		-						-			16
'		I	1	OPTKE	Y[31:16]		I	I	1	1	
		1		 1			1				1
				V	v						
15					-						0
		I	I	OPTKE	Y[15:0]		I	I	I	1	
				۱ <u>ــــــــــــــــــــــــــــــــــــ</u>							

Bit Field	Name	Description
31:0	OPTKEY	Used to unlock the FLASH_CTRL.OPTWE bit.

#### 2.2.3.1.4 FLASH status register (FLASH\_STS)

Address offset: 0x0C

Reset value: 0x0000 0000

31 16 Reserved 7 5 4 2 0 15 6 3 1 8 PGERR Reserved ECCERR Reserved EOP WRPERR Reserved Reserved BUSY rc\_w1 rc\_w1 rc\_w1 rc\_w1 r

Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained
7	ECCERR	ECC error
		Error reading FLASH, hardware set this to '1', write '1' to clear this state.
6	Reserved	Reserved, the reset value must be maintained
5	EOP	End of the operation
		When the Flash operation (programming/erasing) is complete, the hardware sets
		this to '1' and writing '1' clears this state.
		Note: EOP status is set for each successful programming or erasure.
4	WRPERR	Write protection error
		When attempting to program a write protected Flash address, hardware sets this to
		'1' and writing '1' clears this state.
3	Reserved	Reserved, the reset value must be maintained
2	PGERR	Programming errors
		When trying to program to an address whose content is not '0xFFFF_FFFF', the
		hardware sets this to '1'. Writing '1' clears this state.
		Note: Before programming, the FLASH_CTRL.START bit must be cleared.
1	Reserved	Reserved, the reset value must be maintained
0	BUSY	Busy
		This bit indicates that a Flash operation is in progress. This bit is set to '1' at the



Bit Field	Name	Description
		start of the Flash operation; This bit is cleared to '0' at the end of the operation or
		when an error occurs.

## 2.2.3.1.5 FLASH control register (FLASH\_CTRL)

Address offset: 0x10

31															16
		1					Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	ECCERR ITE	EOPITE	Reserved	ERRITE	OPTWE	Reserved	LOCK	START	OPTER	OPTPG	Reserved	MER	PER	PG
		rw	rw		rw	rw		rw	rw	rw	rw		rw	rw	rw

Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained
13	ECCERRITE	ECC error interrupt
		This bit allows interrupts to occur when the FLASH_STS.ECCERR bit changes to
		'I'.
		0: Forbid interruption.
		1: Interrupts are allowed.
12	EOPITE	Allow operation completion interrupt.
		This bit allows an interrupt to be generated when the FLASH_STS.EOP bit
		becomes '1'.
		0: Forbid interruption.
		1: Interrupts are allowed.
11	Reserved	Reserved, the reset value must be maintained
10	ERRITE	Allow error status to be interrupted
		This bit allows interrupts in the event of Flash errors (when
		FLASH_STS.PGERR/ FLASH_STS.WRPERR is set to '1').
		0: Forbid interruption.
		1: Interrupts are allowed.
9	OPTWE	Allows option bytes to be written
		When the bit is' 1 ', programmatic manipulation of the option byte is allowed.
		When the correct key sequence is written to the FLASH_OPTKEY register, the
		bit is set to '1'.
		Software can clear this bit.
8	Reserved	Reserved, the reset value must be maintained
7	LOCK	Lock
		This bit can only be written as 'l'.When the bit is' 1 ', Flash and FLASH_CTRL
		are locked. Hardware clears this bit to '0' after detecting a correct unlock
		sequence.
		After an unsuccessful unlock operation, this bit cannot be changed until the next
		system reset.



Bit Field	Name	Description
6	START	Start
		An erase operation is triggered when the bit is' 1 '. This bit can only be set by
		software to '1' and cleared to '0' when FLASH_STS.BUSY changes to '1'.
5	OPTER	Erase option bytes
		0: Disable option bytes erase mode;
		1: Enable option bytes erase mode.
4	OPTPG	Program option bytes
		0: Disable option bytes program mode;
		1: Enable option bytes program mode.
3	Reserved	Reserved, the reset value must be maintained
2	MER	Mass erase
		0: Disable mass erase mode;
		1: Enable mass erase mode.
1	PER	Page erase
		0: Disable mass erase mode;
		1: Enable mass erase mode.
0	PG	Program
		0: Disable Program mode;
		1: Enable Program mode.

Note: Please refer to Section 0 for programming and erasing.

## 2.2.3.1.6 FLASH address register (FLASH\_ADD)

Address offset: 0x14

Reset value: 0x0000 0000

31														16
				1			FADD[	[31:16]		1	1	1		
15	15												0	
		1	1	1			FADD	[15:0]	1		1	1		
	W													

Bit Field	Name	Description
31:0	FADD	Flash memory address
		Select the address to program when programming and the page to erase when
		erasing.
		Note: When the FLASH_STS.BUSY bit is '1', this register cannot be written.

## 2.2.3.1.7 FLASH option byte register (FLASH\_OB)

Address offset: 0x1C

Reset value: 0x03FF FFFC



31	30				26	25							18	17	16
RDPRT2			Reserved	1			1	1	Da	uta 1			-	Da	ta0
r 15					10	9	8	7	6	r 5	4	3	2	1	. 0
	1	Da	ta0			Rese	erved	nSW BOOT0	nBOOT1	nBOOT0	nRST_PD	nRST	WDG_SW	RDPRT1	OBERR
		1	r				•	r	r	r	r	r	r	r	r

Bit Field	Name	Description
31	RDPRT2	Read protection level L2
		0: Read protection L2 is disabled.
		1: Read protection L2 is enabled.
		Note: This bit is read-only.
30:26	Reserved	Reserved, the reset value must be maintained
25:18	Data1[7:0]	Data1
		Note: This bit is read-only.
17:10	Data0[7:0]	Data0
		Note: This bit is read-only.
9:8	Reserved	Reserved, the reset value must be maintained
7	nSWBOOT0	For the usage rules, refer to Section 2.1.3.1 Boot configuration.
6	nBOOT1	For the usage rules, refer to Section 2.1.3.1 Boot configuration.
5	nBOOT0	For the usage rules, refer to Section 2.1.3.1 Boot configuration.
4	nRST_PD	The Power Down mode is used to reset the configuration
		0: A reset occurs immediately after the system enters the Power Down mode.
		Even if the system enters the Power Down mode, the system will be reset instead
		of entering the Power Down mode.
		1: The system does not reset after entering the Power Down mode.
		Note: This bit is read-only.
3	nRST_STOP	Enter the STOP mode to reset the configuration
		0: A reset occurs immediately after entering the STOP mode. Even if the process
		of entering the STOP mode is executed, the system will be reset instead of
		entering the STOP mode.
		1: No reset is generated after the STOP mode is entered.
		Note: This bit is read-only.
2	WDG_SW	Watchdog Settings
		0: Hardware watchdog.
		1: Software watchdog.
		Note: This bit is read-only.
1	RDPRT1	Read protection level L1
		0: The L1 level of read protection is disabled.
		1: L1 read protection is enabled.
		Note: This bit is read-only.
0	OBERR	Option byte error
		When this bit is' 1 ', the option byte does not match its inverse.
		Note: This bit is read-only.



#### 2.2.3.1.8 FLASH write protection register (FLASH\_WRP)

Address offset: 0x20

Reset value: 0x0000 FFFF

31					 						 		16
		I	I	I	 ľ	Rese	erved			I	 I		
	1	1	1	1	I			1	1	1	1	I I	
15													0
	T	I	I	I	 1	WI	RPT	1		I	I	1 1	
L	1	1	1	1	1		r	1	L	1	1	II	

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	WRPT	Write protect
		This register contains the write protection option byte loaded by option byte area.
		0: Write protection takes effect.
		1: Write protection is invalid.
		Note: These bits are read-only.

#### 2.2.3.1.9 FLASH ECC register (FLASH\_ECC)

Address offset: 0x24

Reset value: 0x0000 0000

31														16
		1				Rese	rved							
L	1	1		1	I	1		1	I		I	I	· ·	
15								6	5					0
	1	1	Rese	erved	1	1		1		1	E			

Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained
5:0	ECC	After writing a word to a 32-bit Flash address, the corresponding higher 6-bit ECC
		value.

## **3** Power Control (PWR)

## **3.1 General Description**


The PWR is power management unit to control status of different modules in different power modes. Its major function is to control MCU to enter different power modes and wakeup when events or interrupts happen. The MCU supports the following modes: RUN, LPRUN, SLEEP, STOP and PD (Power Down). PWR controls voltage regulator, Clock sources, Resets and Flash/SRAM/GPIO status in different power modes.



#### 3.1.1 Power Supply

- MCU has an external V<sub>DD</sub> supply. Embedded voltage regulator is used to supply the internal 1.5V digital power supply. Voltage regulator has two modes, which are normal mode and low power mode.
  - V<sub>DD</sub> domain: The voltage input range is 1.8V~5.5V, which mainly provides power input for MR, IO and clock reset system.
  - V<sub>DDA</sub> domain: The voltage input range is 1.8V~5.5V, which powers most analog peripherals. For details, please refer to the electrical characteristics section of the relevant datasheet.
  - V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub> respectively.
- Voltage regulator operates in several different modes, depending on the application:
  - RUN mode: The voltage regulator provides power in normal power mode.
  - LPRUN mode: The voltage regulator provides power in normal power mode.
  - SLEEP mode: The voltage regulator provides power in normal power mode.
  - STOP mode: The voltage regulator provides power in low power mode and the output voltage can be configured to 1.5V or 1.2V by software.
  - PD mode: The voltage regulator is turned off.








## 3.1.2 **Power Supply Supervisor**

### Power on reset (POR) and power down reset (PDR)

Power on reset (POR) and power down reset (PDR) circuits are integrated inside the chip. When VDD/VDDA is below the specified limit voltage VPOR/VPDR, the system remains in a reset state without the need for an external reset circuit. Refer to the electrical characteristics section of the data sheet for details on power-on and power-off resets.

#### Figure 3-2 Power on Reset/Power Down Reset Waveform




## Programmable voltage detector (PVD)

The PVD monitors the power supply by comparing the  $V_{DD}$  voltage with the relevant bits in the power control register (PWR\_CTRL). PWR\_CTRL.PLS select the threshold of the monitoring voltage. Enable PVD by setting the PWR\_CTRL.PVDEN.

The PWR\_CTRLSTS.PVDO flag is used to indicate whether the VDD is above/below the PVD voltage threshold. This event is connected internally to EXTI line16 and produces an interrupt if the interrupt is enabled in the external interrupt register. A PVD break occurs when the VDD drops below the PVD threshold and/or when the VDD rises above the PVD threshold, according to the rise/fall edge trigger setting of EXTI line 16. For example, this feature can be used to perform emergency shutdown tasks.







## **3.2 Power Modes**

The MCU has five power modes: RUN, LPRUN, SLEEP, STOP and PD. Different mode has different performance and power consumption. A summary of MCU power modes is shown below.

Mode	Condition	Enter	Exit
RUN	CPU running, all peripherals configurable.	Power up, system reset, or wakeup from other power modes.	Enter LPRUN, SLEEP, STOP and PD mode.
LPRUN from SRAM	CPU running at LSI or LSE, PLL off, all other peripherals configurable. Voltage regulator in normal mode. Flash enter deep standby mode.	software control	software control
LPRUN from FLASH	CPU running at LSI or LSE, PLL off, all other peripherals configurable. Voltage regulator in normal mode.	software control	software control
SLEEP	CPU sleep, all peripherals configurable, regulator in normal mode, all digital peripherals powered. Interrupts & Events can wakeup CPU.	WFI CPU returns from ISR WFE	Any interrupts wakeup event.
STOP	CPU deep SLEEP, peripherals clock disabled. Voltage regulator in LP mode. Flash enter deep standby mode.	WFI/WFE: 1) SCB_SCR.SLEEPDEEP	Any interrupts wakeup event through EXTI, NRST, IWDG.

 Table 3-1 Power Modes





Mode	Condition	Enter	Exit
	HSE/HSI/PLL disabled. LSE/LSI configurable. RTC//LPUART/LPTIM/ COMP optional. SRAM/All register retention. All IO retention. After waking up, HSI is enabled.	<ul><li>= 1, no pending interrupts/events.</li><li>2) PWR_CTRL.PDSTP = 0</li></ul>	
PD	Voltage regulator OFF, all clocks OFF, most IO output High-Z. NRST/PA0_WKUP0/PC13_WKUP1/ PA2_WKUP2 can wake up the chip.	<pre>WFI/WFE: 1) SCB_SCR.SLEEPDEEP = 1, no pending interrupt/event. 2) PWR_CTRL.PDSTP = 1</pre>	WKUP0/1/2 rising or falling edge, NRST reset.

*Note: in STOP mode, after wakeup, the code can continue performing from the stop position.* 

The operating enabled status of different modules in different power consumption modes are shown in the following table:

**Table 3-2 Peripheral Running Status** 

Peripheral				Sto	op Mode	Power	Down Mode
Peripheral	Run/Active	Sleep	Low Power Run	Status	Wakeup Capability	Status	Wakeup Capability
Cortex <sup>®</sup> -M0	Y	-	Y	-	-	-	-
FLASH	О	0	О	0	-	-	-
SRAM8KB	Y	Y	Y	Y	-	-	-
POR/PDR	Y	Y	Y	Y	Y	-	-
PVD	О	0	О	0	0	-	-
DMA	О	0	О	-	-	-	-
USART/UART	0	0	0	-	-	-	-
LPUART	0	0	0	0	0	-	-
I2C	0	0	0	-	-	-	-
SPI	0	0	0	-	-	-	-
CAN	0	0	0	-	-	-	-
RTC	О	0	О	0	О	-	-
TIMER	0	0	0	-	-	-	-
LPTIMER	0	0	0	0	0		
HSE	О	0	-	-	-	-	-
HSI	О	0	-	-	-	-	-
LSE	0	0	0	0	-	-	-
LSI	0	0	0	0	-	-	-
PLL	0	0	-	-	-	-	-
IWDG	0	0	0	0	0	-	-
WWDG	0	0	0	-	-	-	-
ADC	0	0	-	-	-	-	-
Temperature Sensor	0	0	0	-	-	-	-
OPA	0	0	0	-	-	-	-

57 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



COMP1	0	0	0	Ο	0		
SysTick timer	0	0	0	-	-		
CRC	0	0	0	-	-	-	-
HDIV/SQRT	0	0	О	-	-	-	-
GPIOs	0	0	0	Ο	0	-	3 pins

Notes:

(1) Y: Yes (Enable), O: Optional (Disabled by default, Enabled by software), -: Not available.

(2) The pins that can wake up from the PD are PA0 (WKUP0), PC13 (WKUP1), PA2 (WKUP2), and NRST.

## 3.2.1 Low Power Run Mode

In LOW POWER RUN(LPRUN) mode, the system clock source can be configured as LSI or LSE by RCC\_LSCTRL.LPRUNCLKSEL; the PLL is truned off; all peripherals are configurable; the voltage regulator operates in normal mode. When executing programs in SRAM, PWR\_CTRL4.LPRUNFLH can be configured to make the Flash enter deep standby mode. It cannot be configured if executing in FLASH.

After entering LPRUN mode, the user cannot configure RCC\_CFG.SCLKSW[2:0] to switch the system clock.

## **Entering LPRUN mode**

Before entering the LPRUN mode, user needs to turn on the LSI or LSE, and select the system clock source in the LPRUN mode through RCC\_LSCTRL.LPRUNCLKSEL, and then configure PWR\_CTRL4.LPRUNEN = 1, user can configure the to enter the deep standby mode as required. Note that a write key is required to enable write protection before accessing the PWR\_CTRL4 register.

## **Exiting LPRUN mode**

The software sets PWR\_CTRL4.LPRUNEN = 0 to exit LPRUN mode, user can turn off LSI or LSE and switch system clock as needed. After exiting LPRUN mode, Flash automatically returns to normal mode.

## 3.2.2 SLEEP Mode

The CPU stops and all peripherals including peripherals around the Cortex<sup>®</sup>-M0 core (such as NVIC, SysTick, etc.) can run and wake up the CPU when an interrupt or event occurs.

## **Entering SLEEP mode**

Entering SLEEP mode by executing WFI (Wait For Interrupt) or WFE (Wait For Event) instruction with SCB\_SCR.SLEEPDEEP = 0. Depending on the SCB\_SCR.SLEEPONEXIT, there are two options for SLEEP mode entry:

- SLEEP-NOW: If SCB\_SCR.SLEEPONEXIT = 0, the WFI or WFE instruction is executed immediately, and the system enters sleep mode immediately.
- SLEEP-ON-EXIT: If SCB\_SCR.SLEEPONEXIT = 1, the system immediately enters sleep mode when exiting from the lowest priority ISR.

## **Exiting SLEEP mode**

If the WFI instruction is used to enter the SLEEP mode, any NVIC interrupts can wake up the device from the SLEEP mode.

If the WFE instruction is used to enter the SLEEP mode, MCU will exit the SLEEP mode immediately when the event occurs. Wake-up events can be generated in the following ways:



- Enable an interrupt in the peripheral control register instead of NVIC, and enable the SCB\_SCR.SEVONPEND. When MCU resumes from WFE, the peripheral interrupt pending bit and the peripheral NVIC interrupt channel suspend bit (in NVIC interrupt clear pending register) must be cleared.
- Configure an external or internal EXTI event mode. When the MCU wakes up, it is not necessary to clear the peripheral interrupt pending bit and the peripheral NVIC interrupt channel pending bit (in the NVIC interrupt clear pending register) because the pending bit corresponding to the event line is not set. This mode provides the shortest wake-up time because there is no time spent on interrupt entry or exit.

## 3.2.3 STOP Mode

STOP mode is based on the Cortex<sup>®</sup>-M0 deep sleep mode combined with peripheral clock gating. The voltage regulator operates in low power mode. The output voltage can be configured as 1.5V/1.2V. The HSE/HSI/PLL are turned off. The LSE/LSI can be configured to turn on. All GPIO states, 8KB SRAM and all registers retention. All IO, IWDG and PVD can be used to wake up the CPU. Or other peripherals (RTC/LPUART/LPTIM/COMP) can be configured to wake up. After waking up, the HSI is turned on, and the code starts from where it hangs. Flash is in deep sleep mode.

#### **Entering STOP mode**

When entering the STOP mode, user needs to set SCB\_SCR.SLEEPDEEP = 1 and PWR\_CTRL.PDSTP = 0.

If a Flash operation is in progress, entering STOP mode will be delayed until the memory access is completed.

If the access to the APB area is in progress, entering STOP mode will be delayed until the APB access is completed.

In STOP mode, the following peripherals are available:

- Independent Watchdog (IWDG) optional: Once enabled, it will keep counting until a reset is generated.
- RTC optional: It can be enable by RCC\_LSCTRL.RTCEN.
- LPUART/LPTIM/COMP1/PVD peripheral can wake up.
- Internal RC oscillator (LSI RC) optional: It can be turned on by RCC\_LSCTRL.LSIEN.
- External 32.768kHz crystal oscillator (LSE OSC) optional: It can be turned on by RCC\_LSCTRL.LSEEN.

ADC should be disabled when entering STOP mode to avoid unnecessary power consumption.

Note: If the application needs to disable the external clock before entering the stop mode, it must first switch the system clock to HSI and then deassert RCC\_CTRL.HSEEN bit. If RCC\_CTRL.HSEEN bit remains asserted and the external clock (external oscillator) is removed when entering the stop mode, the clock safety system (CSS) function must be enabled to detect any external oscillator failure.

#### **Exiting STOP mode**

When an interrupt or wake-up event wakes up from STOP mode, the HSI RC oscillator is selected as the system clock, codes resumed from suspended location. Since the voltage regulator is in low-power mode in STOP mode, it consumes more startup time. In addition, users can configure PWR\_CTRL4.FLASHWKUP = 1 before entering STOP to shorten the wake-up time of Flash.

#### **3.2.4** Power Down Mode

PD (Power Down) mode is based on Cortex<sup>®</sup>-M0 deep sleep mode, which can achieve lower power consumption. In this mode, the CPU, all peripherals, voltage regulator, HSE/HSI/PLL/LSE/LSI clock sources and all digital power supplies are



turned off. Except for NRST/PA0/PC13/PA2, most IO ports output High-Z.

#### **Entering PD mode**

When entering the PD mode, user needs to set SCB\_SCR.SLEEPDEEP = 1 and PWR\_CTRL.PDSTP = 1.

If a Flash operation is in progress, entering STOP mode will be delayed until the memory access is completed.

If the access to the APB area is in progress, entering the STOP mode will be delayed until the APB access is completed.

#### **Exiting PD mode**

The MCU exits PD mode when external reset (NRST pin), rising/falling edge of WKUP pin event occurs. And all registers will be reset after waking up.

After waking up from PD mode, code execution is same as power on (boot pin is detected, reset vector initialization, etc.).

## 3.3 Debug Support

By default, if the application puts the MCU in STOP or PD mode while using the debug feature, the debug connection is lost. This is due to the Cortex<sup>®</sup>-M0 core losing its clock.

However, by setting some configuration bits in the DBG\_CTRL register, it is possible to debug the software even when in STOP and PD modes. If these register bits are configured, the voltage regulator and HSI will not be disabled or turned off.

## 3.3.1 Low Power Mode Debug Support

When debugging in low-power mode, ensure that the FCLK of the core is turned on to provide the necessary clock for core debugging. Users can debug the MCU in low power mode according to specific operations (guarantee the output of FCLK in low power mode). For specific operations and features, please refer to the description of DBG\_CTRL.PD and DBG\_CTRL.STOP in Chapter 3.4.9.

## 3.3.2 Peripheral Debug Support

In addition to supporting debug in low power mode, it also supports some peripherals to stop working in debug state (TIM1, TIM3, TIM4, TIM6, TIM8, I2C1, I2C2, IWDG, WWDG, CAN). For specific operations and features, please refer to the description of the other bit fields of the DBG\_CTRL register in Chapter 3.4.9.

## **3.4 PWR Registers**

## 3.4.1 PWR Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	6	5	4	3	2	-	0
0x00	PWR_CTRL											F	Reserv	/ed										PDR		DI CL3-01			PVDEN	CLRBGPDF	CLRWKUPF	PDSTP	Reserved
	Reset value																							1	0	0	0	0	0	0	0	0	
0x04	PWR_CTRLSTS										R	leserv	ed									WKUPPOL	<b>WKUP2EN</b>	WKUPIEN	WKUP0EN		R	eserve	ed		PVDO	DBGPDF	WKUPF
	Reset value																					1	0	0	0						0	0	0

#### Table 3-3 PWR Register Overview



Offset	Register	31	30	29	28	27	26	25	24	23	77	21	20	19	18	17	16	15	14	13	12	Ξ	10	6	~	٢	9	5	4	3	2	1	0
0x08	PWR_CTRL2 Reset value	-					<u> </u>					Res	erved	l	<u>.</u>	<u>.</u>	<u>.</u>	<u>.</u>	<u> </u>	<u> </u>		<u>.</u>	- IWDGRSTEN		<u> </u>		<u>.</u>	Reser	rved		<u> </u>		
0x14	PWR_CTRL3 Reset value												ł	Reserv	ved								•			0 LSIEN	-		Re	eserve	d		
0x20	PWR_CTRL4													Res	serve	d										0	LPRUNSTS	LPRUNFLH	LPRUNEN	-	Keserved		FLHWKUP
	Reset value																										0	1	0			0	0
0x24	PWR_CTRL5															Reser	rved															Reserved	
	Reset value																													0	1		
0x28	PWR_CTRL6											IV DINARY A 19	OLIVIALEN [1:0]	Reserved	NUCULIAR																		
	Reset value													-										-	-					0	0		
0x30	DBG_CTRL					F	Reserv	red					TIM8STP	Reserved	TIM6STP	LPTIMSTP	12C2TIMOUT	12C1TIMOUT	-	Keserved	TIM3STP	Reserved	TIMISTP	WWDGSTP	IWDGSTP		R	eserv	ed		PD	STOP	Reserved
	Reset value												0		0	0	0	0			0		0	0	0						0	0	

## 3.4.2 Power Control Register (PWR\_CTRL)

Address offset: 0x00

31														16
						Rese	erved							
15	•		11	10	9	8			5	4	3	2	1	0
	1	Reserved		1	PDR		PLS	[3:0]		PVDEN	CLR DBGPDF	CLR WKUPF	PDSTP	Reserved
					rw		r	w		rw	w	w	rw	

Bit Field	Name	Description
31:10	Reserved	Reserved, the reset value must be maintained.
9	PDR	Tune V <sub>DDD</sub> PDR trigger level during STOP mode.
		0: V <sub>DDD</sub> PDR trigger at 1.0V
		1: V <sub>DDD</sub> PDR trigger at 1.2V
		Only V <sub>DDD</sub> POR/PDR can reset this bit.
8:5	PLS[3:0]	PVD level selection.
		PVD threshold is controlled below:
		PWR_CTRL.PLS Voltage
		0000 1.8v
		0001 2.0v
		0010 2.2v



Bit Field	Name	Description
		0011 2.4v
		0100 2.6v
		0101 2.8v
		0110 3.0v
		0111 3.2v
		1000 3.4v
		1001 3.6v
		1010 3.8v
		1011 4.0v
		1100 4.2v
		1101 4.6v
		1110 4.8v
		1111 5.0v
4	PVDEN	Enable of Power voltage detector. Software control.
		0: PVD disabled
		1: PVD enabled
3	CLRDBGPDF	Clear DBGPD mode flag.
		Always read as 0.
		0: No effect.
		1: Clear PWR_CTRLSTS.DBGPDF bit flag after 2 System clock cycles. (write)
2	CLRWKUPF	Clear wake up flag.
		Always read as 0.
		0: No effect.
		1: Clear PWR_CTRLSTS.WKUPF bit flag after 2 System clock cycles. (write)
1	PDSTP	Enter STOP/PD mode selection
		Software will set and clear this bit.
		0: Enter STOP mode when CPU enters deep-sleep mode.
		1: Enter PD mode when CPU enters deep-sleep mode.
0	Reserved	Reserved, the reset value must be maintained.

## 3.4.3 Power Control Status Register (PWR\_CTRLSTS)

Address offset: 0x04

31														16
							Rese	rved						
	I		I	I			I		I			I		
15			12	11	10	9	8	7			3	2	1	0
	Rese	erved	1	WKUP POL	WKUP2 EN	WKUP1 EN	WKUP0 EN		Reserved	1	1	PVDO	DBGPDF	WKUPF
-				rw	rw	rw	rw					r	r	r

Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description
11	WKUPPOL	Wakeup polarity for PA0/PA2/PC13. To wakeup PD mode by using rising edge or falling
		edge. Make sure disable wakeup enable before changing polarity value.
		0: Falling edge
		1: Rising edge
10	WKUP2EN	Enable PA2_WKUP pin
		Software can set and clear this bit.
		0: WKUP pin is used for general purpose I/O. An event on the WKUP pin does not wakeup
		the device from PD mode.
		1: WKUP pin is used for wakeup from PD mode.
		Note: This bit is reset by VDDD POR/PDR Reset only.
9	WKUP1EN	Enable PC13_WKUP pin
		Software can set and clear this bit.
		0: WKUP pin is used for general purpose I/O. An event on the WKUP pin does not wakeup
		the device from PD mode.
		1: WKUP pin is used for wakeup from PD mode.
		Note: This bit is reset by VDDD POR/PDR Reset only.
8	WKUP0EN	Enable PA0_WKUP pin
		Software can set and clear this bit.
		0: WKUP pin is used for general purpose I/O. An event on the WKUP pin does not wakeup
		the device from PD mode.
		1: WKUP pin is used for wakeup from PD mode.
		Note: This bit is reset by VDDD POR/PDR Reset only.
7:3	Reserved	Reserved, the reset value must be maintained.
2	PVDO	PVD output.
		Hardware will set and clear this bit. It is valid only if PWR_CTRL.PVDEN = 1.
		0: V <sub>DD</sub> /V <sub>DDA</sub> is higher than the PVD threshold selected with PWR_CTRL.PLS[3:0]
		1: V <sub>DD</sub> /V <sub>DDA</sub> is lower than the PVD threshold selected with PWR_CTRL.PLS[3:0]
1	DBGPDF	DBGPD mode status bit.
		When entering DBGPD mode, hardware sets this bit to '1'.
		Hardware clears this bit when software sets PWR_CTRL.CLRDBGPDF = 1.
		Only V <sub>DDD</sub> POR/PDR can reset this bit.
		0: Chip never entered DBGPD mode
		1: Chip has entered DBGPD mode
0	WKUPF	DBGPD mode wake-up status bit.
		This bit is set by hardware after WKUP pin wakes up DBGPD mode.
		Hardware clears this bit when software sets PWR_CTRL.CLRWKUPF = 1.
		Only $V_{DDD}$ POR/PDR can reset this bit.
		0: No wakeup event occurred
		1: A wakeup event was received from the WKUP pin

## 3.4.4 Power Control Register 2 (PWR\_CTRL2)

Address offset: 0x08




31	•								-		 	16
						Rese	erved					
15	1		 11	10	9							0
		Reserved	1	IWDG RSTEN				Rese	erved	1		
				P31/								

Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained.
10	IWDGRSTEN	Independent watchdog reset enable.
		0: Independent watchdog cannot generate reset to RCC.
		1: Independent watchdog can generate reset to RCC.
9:0	Reserved	Reserved, the reset value must be maintained.

## 3.4.5 **Power Control Register 3 (PWR\_CTRL3)**

Address offset: 0x14

Reset value: 0x0000 037F




Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7	LSIEN	Control PWR to enable LSI.
		0: PWR continues requesting LSI clock after system enter STOP mode
		1: PWR stops requesting LSI clock after system enter STOP mode
6:0	Reserved	Reserved, the reset value must be maintained.

## 3.4.6 Power Control Register 4 (PWR\_CTRL4)

#### Address offset: 0x20

Reset value: 0x0000 0020

This register is write protected. Before each software write operation to this register, it must first write the key  $0x0175_3603$  to this register to release the write protection.





Bit Field	Name	Description
31:7	Reserved	Reserved, the reset value must be maintained.
6	LPRUNSTS	LPRUN mode entry status.
		This bit is set and cleared by hardware.
		0: System exited LPRUN mode
		1: System in LPRUN mode
5	LPRUNFLH	Flash low-power control for LPRUN mode.
		0: Put Flash to deep standby after chip enters LPRUN mode
		1: Keep Flash to normal working state after chip enters LPRUN mode
4	LPRUNEN	LPRUN mode enable
		This bit is set and cleared by software and can also be cleared by hardware in STOP and PD
		modes.
		0: System exits LPRUN mode
		1: System enters LPRUN mode
3:2	Reserved	Reserved, the reset value must be maintained.
1	STBFLH	Flash deep standby mode enable (RUN, can be configured in SLEEP mode)
		This bit is set and cleared by software and can also be cleared by hardware in STOP and PD
		modes.
		0: Flash back to normal mode
		1: Flash enters deep standby mode
0	FLHWKUP	Flash fast wakeup enable
		0: Disable fast wake-up when system exits from STOP (wake-up time $\sim 10$ us)
		1: Enable fast wake-up when system exits from STOP (wake-up time ~5us)

## 3.4.7 Power Control Register 5 (PWR\_CTRL5)

#### Address offset: 0x24

31						_							16
						Rese	erved						
15								I	4	3	2	1	0
	1	1	1	Rese	erved	1	1	1		SI MRSE	LP EL[1:0]	Rese	rved
										r	w		

Bit Field	Name	Description
31:4	Reserved	Reserved, the reset value must be maintained.
3:2	SLPMRSEL	V <sub>DDD</sub> output voltage selection after system enters STOP mode.
		Before configuring these bits, software must first configure PWR_CTRL6.SLPMREN = '11'.
		00: Reserved
		01: V <sub>DDD</sub> output voltage is 1.5V
		10: Reserved
		11: V <sub>DDD</sub> output voltage is 1.2V
		Only V <sub>DDD</sub> POR/PDR can reset this bit.



	Bit Field	Name	Description
F	1:0	Reserved	Reserved, the reset value must be maintained.

## 3.4.8 Power Control Register 6 (PWR\_CTRL6)

Address offset: 0x28

Reset value: 0x0000 0000

31									 				-	16
	I	I		I		1	Rese	erved				I	I	
	1	I	1	1			1	1				I	1	
15									 	4	3	2	1	0
					Rese	erved					SI MREI	LP N[1:0]	Rese	rved
							1	1			r	w	1	

Bit Field	Name	Description
31:4	Reserved	Reserved, the reset value must be maintained.
3:2	SLPMREN	V <sub>DDD</sub> output voltage selection enable
		00: After entering STOP mode, $V_{DDD}$ output voltage remains at 1.5V
		01: Reserved
		10: Reserved
		11: After entering STOP mode, VDDD output voltage is controlled by PWR_CTRL5.SLPMRSEL
		Only VDDD POR/PDR can reset this bit.
1:0	Reserved	Reserved, the reset value must be maintained.

## **3.4.9 Debug Control Register (DBG\_CTRL)**

Address offset: 0x30

Reset value: 0x0000 0000

Only  $V_{DDD}$  POR/PDR can reset this register. Only after connecting to the Debugger, software can write access to this register.

31											20	19	18	17	16
		1	1		Rese	erved		1	1	1		TIM6 STP	Reserved	TIM8 STP	I2C2 TIMOUT
15	14	13	12	11	10	9	8	7				rw 3	2	rw 1	rw 0
I2C1 TIMOUT	CAN STP	TIM4 STP	TIM3 STP	Reserved	TIM1 STP	WWDG STP	IWDG STP		1	Reserved			PD	STOP	SLEEP
rw	rw	rw	rw		rw	rw	rw						rw	rw	rw

Bit Field	Name	Description	
31:20	Reserved	Reserved, the reset value must be maintained.	
19	TIM6STP	TIM6 stops working when core enters debug state.	
		This bit is set or cleared by software.	
		0: The counter of TIM6 works normally	
		1: The counter of TIM6 stops working	
18	Reserved	Reserved, the reset value must be maintained.	



Bit Field	Name	Description					
17 TIM8STP		TIM8 stops working when core enters debug state.					
		This bit is set or cleared by software.					
		0: The counter of TIM8 works normally					
		1: The counter of TIM8 stops working					
16	I2C2TIMOUT	I2C2 stops SMBUS timeout mode when core is stopped.					
		This bit is set or cleared by software.					
		0: Same as normal mode operation					
		1: Frozen the timeout control of SMBUS					
15	I2C1TIMOUT	I2C1 stops SMBUS timeout mode when core is stopped.					
		This bit is set or cleared by software.					
		0: Same as normal mode operation					
		1: Frozen the timeout control of SMBUS					
14	CANSTP	CAN stops working when core enters debug state.					
		This bit is set or cleared by software.					
		0: CAN still operate normally					
		1: The CAN receive register does not continue to receive data					
13	TIM4STP	TIM4 stops working when core enters debug state.					
		This bit is set or cleared by software.					
		0: The counter of TIM4 works normally					
		1: The counter of TIM4 stops working					
12	TIM3STP	TIM3 stops working when core enters debug state.					
		This bit is set or cleared by software.					
		0: The counter of TIM3 works normally					
		1: The counter of TIM3 stops working					
11	Reserved	Reserved, the reset value must be maintained.					
10	TIM1STP	TIM1 stops working when core enters debug state.					
		This bit is set or cleared by software.					
		0: The counter of TIM1 works normally					
		1: The counter of TIM1 stops working					
9	WWDGSTP	WWDG stops working when core enters debug state.					
		This bit is set or cleared by software.					
		0: The counter of WWDG works normally					
		1: The counter of WWDG stops working					
8	IWDGSTP	IWDG stops working when core enters debug state.					
		This bit is set or cleared by software.					
		0: The counter of IWDG works normally					
		1: The counter of IWDG stops working					
7:3	Reserved	Reserved, the reset value must be maintained.					



Bit Field	Name	Description				
2 PD		Debug PD mode control.				
		This bit is set or cleared by software.				
		0: (FCLK off, HCLK off) system enters PD mode, digital circuit part is unpowered. From a				
		software point of view, exiting PD mode is the same as a power-on reset.				
		1: (FCLK on, HCLK on) system enters DBGPD mode, digital circuit part is powered, and FCLK				
		clock is provided by the internal RC oscillator. In addition, the microcontroller exits DBGPD				
		mode by generating a system reset.				
1	STOP	Debug STOP mode control.				
		This bit is set or cleared by software.				
		0: (FCLK off, HCLK off) system enters STOP mode, clock controller disables all clocks				
		(including HCLK and FCLK). When exiting STOP mode, the configuration of the clock is the				
		same as after reset (Microcontroller is clocked by the 8MHz internal RC oscillator (HSI)).				
		Therefore, software must reconfigure the clock control system to enable PLL, external oscillator,				
		etc.				
		1: (FCLK on, HCLK on) system enters DBGSTOP mode, FCLK clock is provided by the				
		internal RC oscillator. When exiting DBGSTOP mode, the software must reconfigure the clock				
		control system to enable PLL, external oscillator, etc. (same operation as when configuring this				
		bit to 0).				
0	SLEEP	Debug SLEEP mode.				
		Set or cleared by software.				
		0: (FCLK on, HCLK off) In SLEEP mode, FCLK is provided by the previously configured				
		system clock, and HCLK is off. Since SLEEP mode does not reset the configured clock system,				
		software does not need to reconfigure the clock system when exiting from SLEEP mode.				
		1: (FCLK on, HCLK on) In DBGSLEEP mode, both FCLK and HCLK clocks are provided by				
		the previously configured system clock.				

# **N**SING

# 4 Reset and Clock Control (RCC)

## 4.1 Reset Control Unit

N32G032 supports the following two types of reset:

- Power Reset
- System Reset

## 4.1.1 Power Reset

A power reset occurs in the following circumstances:

- Power-on/ Power-down reset (POR/PDR reset).
- When exiting PD mode.

A power reset sets all registers to their reset values (refer to Figure 3-1).

The reset source will act on the NRST pin, which remains low during reset. The reset entry vector is fixed at address 0x0000 0004. For more details, refer to Table 6-1.

## 4.1.2 System Reset

Except for the following registers, a system reset will reset all registers to their reset states:

- RCC\_CTRL.HSEIOSEL
- RCC\_CTRLSTS
- RCC\_EMCCTRL
- RCC\_LSCTRL.LSEBP
- PWR\_CTRL.PDR
- PWR\_CTRL5
- PWR\_CTRL6
- DBG\_CTRL

A system reset is generated when one of the following events occurs:

- A low level on the NRST pin (external reset)
- Window watchdog(WWDG reset)
- Independent watchdog (IWDG reset)
- Software reset (SW reset)
- Low power management reset
- MMU protection reset
- RAM parity error reset
- EMC reset



The reset source can be identified by checking the reset flags in the Control/Status register (RCC\_CTRLSTS).

#### Software reset

A software reset can be generated by setting the SYSRESETREQ bit in Cortex<sup>®</sup>-M0 Application Interrupt and Reset Control Register. Refer to Cortex<sup>®</sup>-M0 technical reference manual for further information.


#### Low-power management reset

Low-power management reset can be generated by using the following methods:

- Low-power management reset generated when entering PD mode: This reset is enabled by resetting the nRST\_PD bit in User Option Bytes. In this case, whenever a PD mode entry sequence is successfully executed, the system is reset instead of entering PD mode.
- Low-power management reset generated when entering STOP modes: This reset is enabled by resetting the nRST\_STOP bit in User Option Bytes. In this case, whenever a STOP mode entry sequence is successfully executed, the system is reset instead of entering STOP mode.

The system reset signal provided to the chip is output on the NRST pin. The pulse generator guarantees a minimum reset pulse duration of 20µs for each reset source (external or internal). For external reset, the reset pulse is generated while the NRST pin is asserted low.

The Figure below shows the system reset generation circuit.





## 4.2 Clock Control unit

Five different clock sources can be used to drive the system clock (SYSCLK):

- HSI oscillator clock
- HSE oscillator clock
- PLL clock

70 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



- LSI oscillator clock
- LSE oscillator clock

The devices have the following two secondary clock sources:

- LSI: 30 kHz low-speed internal RC can be used to drive independent watchdog (IWDG) and drive IWDG,RTC,LPTIMER and LPUART through program selection. Used for Auto-wakeup from STOP mode.
- LSE: 32.768 kHz low-speed external crystal can also be used to drive RTC,LPTIMER and LPUART through program selection.

Each clock source can be turned on or off independently when it is not used to optimize power consumption.

The frequency of the AHB, APB (APB1 and APB2) domains can be configured by the user through multiple prescalers. The maximum allowable frequency of the AHB domain, APB1 domain and APB2 domain is 48MHz.

All peripheral clocks are derived from the system clock (SYSCLK) except in the following cases:

- ADC clock is obtained by dividing the AHB/PLL clock.
- LPUART1 and LPUART2 operating clock can come from one of the following six sources, which can be configured by software:
  - HSI clock
  - HSE Clock
  - LSI clock
  - LSE clock
  - SYSCLK system clock
  - APB1 clock (PCLK)
- LPTIMER operating clock can come from one of the following six sources, which can be configured by software:
  - HSI clock
  - HSE Clock
  - LSI clock
  - LSE clock
  - COMP1\_OUT
  - APB1 clock (PCLK)
- RTCCLK clock source can be provided by HSE/128, LSE or LSI clock.
  - LSE clock
  - LSI clock
  - HSE clock divided by 128
- IWDG clock source is LSI oscillator.
- Flash memory programming interface clock source is always the HSI clock




RCC provides external clock for Cortex system timer (SysTick): AHB clock (HCLK) divided by 8. Either the above clock or the Cortex clock (HCLK) to drive the SysTick can be selected by programming the SysTick control and status registers.


Timer clock frequency distribution is automatically set by hardware in the following 2 cases:

- If the APB prescaler is 1, the timer clock frequency is the same as the APB frequency where the timer resides.
- If the APB prescaler is not 1, the timer clock frequency is twice the APB frequency where the timer is located.

FCLK is the free running clock of the Cortex<sup>®</sup>-M0. See ARM's Cortex<sup>®</sup>-M0 Technical Reference Manual for details.

#### 4.2.1 Clock Tree Diagram





• The maximum frequency available for the system clock is 48MHz.

72 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



• For more details about the internal and external clock source characteristics, please refer to the "Electrical Characteristics" section in the product datasheet.


## 4.2.2 HSE Clock

The high-speed external clock signal (HSE) can be generated from the following two clock sources:

- HSE external crystal/ceramic resonator
- HSE user external clock(input through the PA0 or PF0 pin)

In HSE bypass mode or crystal mode, RCC\_CTRL.HSEEN needs to be set to 1. If RCC\_CTRL.HSEEN=0, HSE will be turned off.

To reduce distortion of the clock output and shorten the start-up stablize time, the crystal/ceramic resonator and load capacitor must be placed as close as possible to the oscillator pins of the chip. The loading capacitance value must be adjusted according to the chosen oscillator.



#### Figure 4-3 HSE Clock Source

#### External clock source (HSE bypass mode)

In this mode, an external clock source must be provided. Its frequency can be up to 20MHz. Users can select this mode by setting the RCC\_CTRL.HSEIOSEL and RCC\_CTRL.HSEEN bits. When PF0 is used as an external clock signal (square wave, sine wave or triangular wave with 50% duty cycle), it must be connected to the OSC\_IN pin, and the OSC\_OUT pin must be floating (Hi-Z). See Figure 4-3.

#### External crystal/ceramic resonator (HSE crystal mode)

The 4 to 20MHz external oscillator has the advantage of producing a more accurate main clock for the system. The associated hardware configuration is shown in Figure 4-3. For more details, please refer to the electrical characteristics



section of the datasheet.

The RCC\_CTRL.HSERDF bit indicates whether the high-speed external oscillator is stable or not. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled the Clock Interrupt Register (RCC\_CLKINT).

HSE clock can be switched on and off by setting the RCC\_CTRL.HSEEN bit.

If the user needs to change the configuration of RCC\_CTRL.HSEIOSEL during operation, it should be configured before enabling RCC\_CTRL.HSEEN.

## 4.2.3 HSI Clock

The HSI (High Speed Internal) clock signal is generated by an internal 8MHz RC oscillator and can be directly used as the system clock or PLL input. The HSI RC oscillator can provide a clock source without any external devices. It also has a shorter startup time than the HSE crystal oscillator. However, even with calibration the frequency is less accurate.

RC oscillator frequencies can vary from one chip to another due to manufacturing process variations. Therefore, the HSI clock frequency of the chip has been calibrated to 1% (25°C) before leaving the factory.

If the user application is subject to voltage or temperature variations, this may affect the accuracy of the RC oscillator.

The RCC\_CTRL.HSIRDF bit flag indicates if the HSI RC oscillator is stable. At startup, the HSI RC output clock is not released until this bit is set by hardware. HSI clock can be switched on and off using the RCC\_CTRL.HSIEN bit.

If the HSE crystal oscillator fails, the HSI clock can be used as a backup source. Refer to section 4.2.9 clock security system (CLKSS).

## 4.2.4 PLL Clock

The internal PLL can be used to multiply the HSI RC output clock or the HSE crystal output clock. Refer to Figure 4-4. The settings of the PLL (select HSI or HSE as the input clock of the PLL, select the multiplier, select the prescaler and the postscaler) must be completed before it is activated. Once the PLL is activated, these parameters cannot be changed. The PLL can be configured using control bits in RCC\_CTRL and RCC\_CFG registers.

When switching the input clock source of the PLL, the original clock source must be turned off after configuring the new clock source (through the clock configuration register bit RCC\_CFG.PLLSRC).

If the PLL interrupt is enabled in the clock interrupt register, an interrupt request can be generated when the PLL is ready.

The input frequency  $F_{IN}$  range is from 4 to 20MHz.


PLL VCO(F<sub>OUT</sub>) frequency range requires 48MHz <= F<sub>IN</sub>\*M/N<72MHz.

The system frequency is derived from the PLL VCO frequency divided by the postscale factor, and the software needs to be configured correctly to avoid SYSCLK exceeding 48MHz.

In addition, users can also configure RCC\_CTRL.PLLBP to bypass the prescaler and frequency multiplication function of PLL.



#### Figure 4-4 PLL Clock Configuration



### 4.2.5 LSE Clock

The Low Speed External clock signal (LSE) can be generated from the following two clock sources:

- LSE crystal/ceramic resonator
- LSE external clock(bypass)

#### LSE crystal clock source

The LSE crystal is a 32.768 kHz low-speed external crystal or ceramic resonator. It provides a low-power and accurate clock source for real-time clock or other timing functions.

The LSE clock can be turned on and off by setting the RCC\_LSCTRL.LSEEN bit.

The RCC\_LSCTRL.LSERD bit flag indicates if the LSE clock is stable. At startup, the LSE output clock is not released until this bit is set by hardware. An interrupt can be generated if enabled the Clock Interrupt Register (RCC\_CLKINT).

#### LSE external clock source(bypass)

In this mode, an external clock source with a frequency of up to 1 MHz can be provided. Users can select this mode by setting the RCC\_LSCTRL.LSEBP (when RCC\_LSCTRL.LSEEN disable) bits. The external clock signal(Square, Sine or Triangle) with 50% duty cycle must be connected to the OSC32\_IN pin, and the OSC32\_OUT pin must be left floating (Hi-Z).

## 4.2.6 LSI Clock

The LSI RC can provide clock for IWDG and AWU in STOP mode. The LSI clock frequency is about 30KHz. Please refer to the electrical characteristics section of the datasheet for further information.

The LSI clock can be turned on or off by the RCC\_CTRLSTS.LSIEN bit.

The RCC\_CTRLSTS.LSIRD bit flag indicates if the LSI clock is stable. At startup, the clock is not released until this bit is set by hardware. An interrupt can be generated if enabled the Clock Interrupt Register (RCC\_CLKINT).

## 4.2.7 LSI Calibration

The low-speed internal oscillator LSI can be calibrated to compensate for its frequency offset, resulting in an RTC time base with acceptable accuracy, as well as an independent watchdog(IWDG) timeout (when these peripherals use the LSI as a clock source).

Calibration can be achieved by measuring the LSI clock frequency using the input clock of the TIM4 (TIM4\_CLK).



Measurements are guaranteed with HSE accuracy, and software can adjust the RTC's 20-bit prescaler to obtain the exact RTC clock base, as well as calculate to obtain the exact Independent Watchdog (IWDG) timeout.

The LSI calibration steps are as follows:

1. Turn on TIM4 and set channel 2 to input capture mode;

2. Set the AFIO\_CFG.TIM4CH2\_RMP bit to 1 to internally connect the LSI to channel 2 of the TIM4;

3. Measure the LSI clock frequency via TIM4 capture/compare events or interrupts;

4. Setting the 20-bit prescaler based on the measurement results and the desired RTC time base and independent watchdog timeout.

### 4.2.8 System Clock (SYSCLK) Selection

After the system reset, the HSI oscillator is selected as the system clock. The HSI cannot be trun off when the clock source is used as the system clock directly or indirectly through PLL.

A switch from one clock source to another occurs only when the target clock source is ready (after startup delay or PLL locked). if the selected clock source is not ready, the switching of the system clock will not operate until the clock source is ready.

RCC\_CFG.SCLKSW[1:0] are used to select the system clock source. Status bits in RCC\_CTRL and RCC\_LSCTRL indicate which clock is ready, and RCC\_CFG indicates which clock is currently used as the system clock.

### 4.2.9 Clock Security System (CLKSS)

The clock security system can be activated by software by setting the RCC\_CTRL.CLKSSEN bit. Once activated, the clock detector is enabled after the startup delay of the HSE oscillator, and disabled when the HSE clock is turned off.

If the HSE clock fails, the HSE oscillator will be automatically turned off, and a clock failure event will be sent to the break input of the advanced timers (TIM1 and TIM8), and the Clock Security System Interrupt(CLKSSIF) will be generated, allowing the software to execute rescue operations. The CLKSSIF is connected to the NMI (Non-Maskable Interrupt) interrupt of the Cortex<sup>®</sup>-M0.

Once the CSS is activated and the HSE clock fails, the CSS interrupt is generated and the NMI is automatically generated. The NMI will be executed continuously until the CSS interrupt pending bit is cleared. Therefore, it is necessary to clear the CSS interrupt by setting the RCC\_CLKINT.CLKSSICLR bit in the NMI handler.

If the HSE oscillator is directly or indirectly used as the system clock (indirectly means: it is used as the PLL input clock, and the PLL clock is used as the system clock), the clock failure will results in the system clock switching to the HSI oscillator and the external HSE oscillator beging disabled. If the HSE clock (divided or not) is selected as PLL input clock, the PLL will be turned off upon HSE clock failure

## 4.2.10 RTC Clock

By programming RCC\_LSCTRL.RTCSEL[1:0] bits, the RTCCLK can be provided by the HSE/128, LSE, or LSI clocks.

### 4.2.11 Watchdog Clock

If the independent watchdog has been started by hardware option or software, the LSI oscillator will be forced to turn on and cannot be disabled. The clock is supplied to the IWDG after the LSI oscillator is stable.



## 4.2.12 LPUART Clock

In normal operating mode, the LPUART clock supports six clock sources: HSI, HSE, LSI, LSE, SYS\_CLK and LPUART\_PCLK. Since HSI, HSE, SYSCLK and PCLK will be turned off in low power mode, software should switch the LPUART clock to LSI or LSE before entering low power mode..

## 4.2.13 LPTIME Clock

The LPTIME clock in normal operating mode supports six clock sources: HSI, HSE, LSI, LSE, PCLK1 and COMP1\_OUT. In low-power mode since HSI, HSE, PCLK will be turned off, the software should switch the LPTIMER clock to LSI, LSE or COMP1\_OUT before entering low-power mode.

HSI, HSE, LSI, LSE, PCLK1 switch to each other without burrs, software should make sure both clocks are turned on before switching.

When switching from HSI, HSE, LSI, LSE, PCLK1 to COMP1\_OUT, software cooperation is required:

1. Make sure the clock is turned on before switching.

2. Set COMP1\_CTRL.EN = 0 to ensure that COMP1 is turned off.

```
3. Set RCC_APB1PCLKEN.LPTIMEN = 1 to enable LPTIM.
```

4. Set RCC\_CFG2.LPTIMSEL = 5 to select COMP1\_OUT as clock source

```
5. Set COMP1_CTRL.EN = 1 to enable COMP1
```

## 4.2.14 Clock Output(MCO)

The microcontroller clock output (MCO) capability allows the clock signal to be output to the external MCO pin.

The corresponding GPIO port register must be configured for the corresponding function. The following six clock signals can be selected as the MCO clock:

- SYSCLK
- HSI
- HSE
- LSI
- LSE
- PLL clock division

The clock selection is controlled by RCC\_CFG.MCO[2:0] bits.



# 4.3 RCC Registers

## 4.3.1 RCC Register Overview

Table 4-1 RCC Register Overview

Offset	Register	31	30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	RCC_CTRL		Reserved			HSEPADSEL[1:0]	PLLRDF	PLLEN	PLLOUTEN	PLLBP	ŗ	Keserved	CLKSSEN	Reserved	HSERDF	HSEEN						R	eserve	ed						Reserved	HSIRDF	HSIEN
	Reset Value				0	0	0	0	1	0			0		0	0			1			1			1				1		1	1
004h	RCC_CFG	M	CORES[3	:0]		MCO[2:0]		PLLSRC			to, the data ta	LLLFREE 1:0]			PLEMULFC1[3:0]			SCLKS1S2		APB2PRES[2:0]			APB1PRES[2:0]		Al	HBPR	ES[3	:0]	SCLKSTS		SCLKSW[2:0]	
	Reset Value	0	0 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
008h	RCC_CLKINT			Rese	erved				CLKSSICLR	Reserved	PERRCLR	PLLRDICLR	HSERDICLR	HSIRDICLR	LSERDICLR	LSIRDICLR	Reserved	RAMCERRRST	RAMCERRIEN	PLLRDIEN	HSERDIEN	HSIRDIEN	LSERDIEN	LSIRDIEN	CLKSSIF	Reserved	PERRF	PLLRDIF	HSERDIF	HSIRDIF	LSERDIF	LSIRDIF
	Reset Value								0		0	0	0	0	0	0		0	0	0	0	0	0	0	0		0	0	0	0	0	0
00Ch	RCC_APB2PRST						Rese	rved							UART6RST		Reserved	USARTIRST	TIM8RST	TIMIRST	SPI3RST	SPI2RST	SPIIRST	Reserved	IOPFRST	Reserved	IOPDRST	IOPCRST	IOPBRST	IOPARST	Reserved	AFIORST
	Reset Value														0			0	0	0	0	0	0		0		0	0	0	0		0
010h	RCC_APB1PRST		Reserved	PWRRST	Reserved	CANRST		Reserved		12C2RST	12C1RST	UART5RST	LPUART4RST	LPUART3RST	<b>USART2RST</b>			Reserved			WWDGRST		Rese	rved		BEEP2RST	BEEPIRST	TIM6RST	LPTIM5RST	TIM4RST	TIM3RST	Reserved
	Reset Value																															
014h	RCC_AHBPCLKEN					•			R	eserv	ed									ADCIEN	SACEN	Reserved	RNGCEN	Reserved	HDIVEN	CRCEN	HSQRTEN	FLITFEN	Reserved	SRAMEN	Reserved	DMAIEN
	Reset Value														1			1	1	0	0		0	[	0	0	0	1		1		0
018h	RCC_APB2PCLKEN						Rese	rved							UART6EN		Reserved	USARTIEN	TIM8EN	TIMIEN	SPI3EN	<b>SPI2EN</b>	SPIIEN	Reserved	IOPFEN		IOPDEN	IOPCEN	IOPBEN	IOPAEN	Reserved	AFIOEN
	Reset Value				1	-				1	1	-	1	-	0			0	0	0	0	0	0		0		0	0	0	0		0
01Ch	RCC_APB1PCLKEN	OPAEN	OPAEN       Reserved       PWREN       Reserved       CANEN       CANEN       CANEN       Reserved       LPUART5EN       USART3EN       USART3EN       USART3EN       NUDGEN       Reserved       Reserved </td <td>TIM3EN</td> <td>Reserved</td>									TIM3EN	Reserved																			
	Reset Value	0		0		0				0	0	0	0	0	0						0	0	0	0		0	0	0	0	0	0	
020h	RCC_LSCTRL									R	eserv	ed										Reserved	LPRUNCLKSEL	RTCRST	RTCEN	N P HOOMA	KICSEL[1:0]	LSEBYP	LSERD	<b>LSEEN</b>	LSIRD	LSIEN
	Reset Value																					0	0	0	0	0	0	0	0	0	1	1
024h	RCC_CTRLSTS									Rese	erved										EMCCLPRSTF	EMCGBRSTF	EMCGBNRSTF	LPWRRSTF	WWDGRSTF	IWDGRSTF	SFTRSTF	PORRSTF	PINRSTF	MMURSTF	RAMRSTF	RMRSTF
	Reset Value			$\begin{array}{c c c c c c c c c c c c c c c c c c c $																												



# nsing.com.sg

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
028h	RCC_AHBPRST									Re	eserve	ed									ADCIRST	SACRST	Reserved	RANGRST	Reserved	HDIVRST	Reserved	HSQRTRST		Re	eserve	:d	
	Reset Value																				0	0		0		0		0					
02Ch	RCC_CFG2	TIMCLK		LPUART4SEL[2:0]			LPUART3SEL[2:0]		RANGEN		LPTIM5SEL[2:0]		]	RAN	GPRE	[4:0]		А	DC11	MPRE	S[4:0	)]	ADC1MSEL	Reserved	Al	DCPL	LPR	ES[4:	0]	А	.DCH [3:	PRES 0]	;
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0		0	0	0	0	0	0	0	0	0
030h	RCC_EMCCTRL				Rese	rved	l			GBRST3	GBRST2	GBRST1	GBRST0	GBNRST3	GBNRST2	GBNRST1	GBNRST0	CLPRST3	CLPRST2	CLPRST1	CLPRST0	GBDET3	GBDET2	<b>GBDET1</b>	GBDET0	GBNDET3	GBNDET2	<b>GBNDET1</b>	<b>GBNDET0</b>	CLPDET3	CLPDET2	<b>CLPDET1</b>	<b>CLPDET0</b>
	Reset Value									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# 4.3.2 Clock Control Register (RCC\_CTRL)

Address offset: 0x00

Reset value: 0x0080 0003

31			28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved	1		EIO [1:0]	PLLRDF	PLLEN	PLL OUTEN	PLLBP	Rese	rved	CLKSSEN	Reserved	HSERDF	HSEEN
15				r	w	r	rw	rw	rw			rw	2	r 1	rw 0
						Rese	erved					1	1	HSIRDF	HSIEN
														r	rw

Bit Field	Name	Description
31:28	Reserved	Reserved, the reset value must be maintained
27:26	HSEIOSEL[1:0]	HSE OSC_IN pin selection
		00:Using PA0 digital input for HSE OSC_IN, HSE shall be configured for external
		clock mode;
		01:Using PF0 digital input for HSE OSC_IN, HSE should be configured for external
		clock mode;
		10:Using PF0 analog input for HSE OSC_IN, HSE shall be configured for external
		crystal mode;
		11:Reserved
		This bit cannot be written when HSEEN = 1
		This bit cannot be reset by a system reset
25	PLLRDF	PLL clock ready flag
		Set by hardware once PLL is ready.
		0: PLL is not ready
		1: PLL is ready
24	PLLEN	PLL enable
		Set and cleared by software. When entering the LPRUN,STOP or PD mode, it is
		cleared by hardware. This bit cannot be cleared when PLL is used as the system
		clock.
		0: Disable PLL



Bit Field	Name	Description
		1: Enable PLL
23	PLLOUTEN	PLL clock output enable bit.
		0: PLL clock output is disabled
		1: PLL clock output is enabled
22	PLLBP	PLL bypass mode
		0: $F_{OUT} = F_{IN}*M/N$ (PLL VCO frequency)
		1: $F_{OUT} = F_{IN}$ (bypass output)
21:20	Reserved	Reserved, the reset value must be maintained.
19	CLKSSEN	Clock security system enable
		Set and cleared by software.
		0: Disable the clock detector
		1: Enable the clock detector if the HSE oscillator is ready
18	Reserved	Reserved, the reset value must be maintained.
17	HSERDF	External high-speed clock ready flag
		Set by hardware once HSE is ready. This bit is cleared 6 HSE clock cycles after the
		HSEEN bit is cleared.
		0: HSE is not ready
		1: HSE is ready
16	HSEEN	External high-speed clock enable
		Set and cleared by software. When entering the LPRUN,STOP or PD mode, it is
		cleared by hardware. This bit cannot be cleared when HSE is used as the system
		clock.
		0: Disable HSE oscillator
		1: Enable HSE oscillator
15:2	Reserved	Reserved, the reset value must be maintained.
1	HSIRDF	Internal high-speed clock ready flag
		Set by hardware once HSI is stable. After the HSIEN bit is cleared, it takes 6 internal
		8 MHz oscillator clock cycles to go low.
0	HSIEN	Internal high-speed clock enable
		Set and cleared by software. This bit cannot be cleared when HSI is used as the
		system clock. When returning from LPRUN,STOP or PD mode or HSE failure
		occurs, set by hardware to enable the HSI oscillator.
		0: Disable HSI oscillator
		1: Enable HSI oscillator

# 4.3.3 Clock Configuration Register (RCC\_CFG)

Address offset: 0x04

Reset value: 0x2000 0000



# nsing.com.sg

31			28	27		25	24	23	22	21	20	19			16
	MCOP	RE[3:0]	1		MCO[2:0]		PLLSRC	PLLOUT	DIV[1:0]	PLLPF	RE[1:0]		PL MULFC		
	r	w			rw		rw	rv	w	r	w		rv	v	
15	14	13		11	10		8	7			4	3	2		0
SCLKS	TS2[1:0]	AF	PB2PRES[2	:0]	AP	B1PRES[2	::0]		AHBPR	ES[3:0]		SCLKSTS	S	CLKSW[2:0]	
	r		rw			rw			r	w		r		rw	

Bit Field	Name	Description
31:28	MCOPRES[3:0]	MCO prescaler
		Set and cleared by software.
		0010: PLL clock divided by 2
		0011: PLL clock divided by 3
		0100: PLL clock divided by 4
		0101: PLL clock divided by 5
		0110: PLL clock divided by 6
		0111: PLL clock divided by 7
		1000: PLL clock divided by 8
		1001: PLL clock divided by 9
		1010: PLL clock divided by 10
		1011: PLL clock divided by 11
		1100: PLL clock divided by 12
		1101: PLL clock divided by 13
		1110: PLL clock divided by 14
		1111: PLL clock divided by 15
		Other values: not allowed
27:25	MCO[2:0]	Microcontroller clock output selection
		Set and cleared by software.
		000: no clock
		001: LSI clock
		010: LSE clock
		011: System clock (SYSCLK)
		100: HSI clock
		101: HSE clock
		110: Clock after PLL prescaler
		Note: This clock output may be truncated at startup or during MCO clock source
		switching. When the system clock is selected to output to the MCO pin, the output
		clock frequency must not exceed the maximum I/O speed (For details of the maximum
		frequency of the I/O port, refer to the data sheet).
24	PLLSRC	PLL clock source.
		Set or cleared by software, this bit can be written only when the PLL is turned off.
		0: HSI clock is used as PLL input clock
		1: HSE clock is used as PLL input clock
23:22	PLLOUTDIV[1:0]	The PLL outputs the clock division value.
		Set and clear through software.
		00: no prescaler



Bit Field	Name	Description
		01: divided by 2
		10: divided by 3
		11: divided by 4
21:20	PLLPRE[1:0]	PLL prescaler
		$4MHz \leq F_{IN}/N \leq 20MHz$
		This bit can only be written when the PLL is off
		00: PLL input clock divided by 1
		01: PLL input clock divided by 2
		10: PLL input clock divided by 3
		11: PLL input clock divided by 4
19:16	PLLMULFCT[3:0]	PLL multiplication factor.
		Set and clear through software. This bit can only be written when the PLL is off.
		$F_{OUT} = F_{IN} * M / N$
		The actual PLL M value should be this register value $+3$ , M = PLLMULFCT $+3$ .
		0: M = 3
		1: $M = 4$
		2: M = 5
		15: M = 18
15:14	SCLKSTS2[1:0]	Use with SCLKSTS bit
13:11	APB2PRES[2:0]	APB high-speed (APB2) prescaler
		Set and cleared by software to configure the division factor of APB2 clock (PCLK2).
		Make sure that PCLK2 does not exceed 48MHz.
		0xx: HCLK not divided
		100: HCLK divided by 2
		101: HCLK divided by 4
		110: HCLK divided by 8
		111: HCLK divided by 16
10:8	APB1PRES[2:0]	APB low-speed (APB1) prescaler
		Set and cleared by software to configure the division factor of the APB1 clock
		(PCLK1). Make sure that PCLK1 does not exceed 48MHz.
		0xx: HCLK not divided
		100: HCLK divided by 2
		101: HCLK divided by 4
		110: HCLK divided by 8
		111: HCLK divided by 16
7:4	AHBPRES[3:0]	AHB prescaler
		Set and cleared by software to configure the division factor of the AHB clock
		(HCLK).
		0xxx: SYSCLK not divided
		1000: SYSCLK divided by 2
		1001: SYSCLK divided by 4
		1010: SYSCLK divided by 8



Bit Field	Name	Description
		1011: SYSCLK divided by 16
		1100: SYSCLK divided by 64
		1101: SYSCLK divided by 128
		1110: SYSCLK divided by 256
		1111: SYSCLK divided by 512
3	SCLKSTS	System clock switch status, used together with SCLKSTS2[1:0] bit
		Set and cleared by hardware to indicate which clock source is used as system clock
		000: HSI oscillator used as system clock
		001: HSE oscillator used as system clock
		010: PLL used as system clock
		011: LSE used as system clock
		100: LSI used as system clock
2:0	SCLKSW[2:0]	System clock switch
		Set and cleared by software to select the system clock source.
		Set by hardware to force HSI selection when exiting from the STOP mode, or when
		the HSE oscillator fails and CLKSSEN is enabled.
		000: HSI selected as the system clock
		001: HSE selected as the system clock
		010: PLL selected as the system clock
		011: LSE selected as the system clock
		100: LSI selected as the system clock

# 4.3.4 Clock Interrupt Register (RCC\_CLKINT)

#### Address offset: 0x08

Reset value: 0x0000 0000

31							24	23	22	21	20	19	18	17	16
	1		Rese	erved		1		CLKSSI CLR	Reserved	PERR CLR	PLLRDI CLR	HSERDI CLR	HSIRDI CLR	LSERDI CLR	LSIRDI CLR
15	14	13	12	11	10	9	8	w 7	6	w 5	w 4	w 3	w 2	w 1	w 0
Reserved	RAM CERRRST	RAM CERRIEN	PLLRDI EN	HSERDI EN	HSIRDI EN	LSERDI EN	LSIRDI EN	CLKSSIF	Reserved	RAMCPIF	PLLRDIF	HSERDIF	HSIRDIF	LSERDIF	LSIRDIF
	rw	rw	rw	rw	rw	rw	rw	r		r	r	r	r	r	r

Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained.
23	CLKSSICLR	Clock security system interrupt clear
		Set by the software to clear the CLKSSIF flag.
		0: No effect
		1: Clear the CLKSSIF flag
22	Reserved	Reserved, the reset value must be maintained.
21	PERRCLR	PERRCLR: Clears PERR interrupts.
		This bit is set by the software to clear PERRF.
		0: No impact.
		1: PERRF cleared



Bit Field	Name	Description
20	PLLRDICLR	PLL ready interrupt clear
		Set by the software to clear the PLLRDIF flag.
		0: No effect
		1: Clear the PLLRDIF flag
19	HSERDICLR	HSE ready interrupt clear
		Set by the software to clear the HSERDIF flag.
		0: Not used
		1: Clear HSERDIF flag
18	HSIRDICLR	HSI ready interrupt clear
		Set by the software to clear the HSIRDIF flag.
		0: Not used
		1: Clear the HSIRDIF flag
17	LSERDICLR	LSE ready interrupt clear
		Set by the software to clear the LSERDIF flag.
		0: Not used
		1: Clear LSERDIF flag
16	LSIRDICLR	LSI ready interrupt clear
		Set by software to clear the LSIRDIF flag.
		0: Not used
		1: Clear the LSIRDIF flag
15	Reserved	Reserved, the reset value must be maintained.
14	RAMCERRRST	RAMC parity error reset enabled
		1: RAMC generates a reset when it detects a parity error
		0: The reset is not generated when RAMC detects a parity error
13	RAMCERRIEN	Enable RAMC parity error interrupt
		1: Interrupts when RAMC detects a parity error
		0: No interrupt is generated when RAMC detects a parity error
12	PLLRDIEN	PLL ready interrupt enable
		Set and cleared by software to enable and disable PLL ready interrupt
		0: Disable PLL ready interrupt
		1: Enable PLL ready interrupt
11	HSERDIEN	HSE ready interrupt enable
		Set and cleared by software to enable and disable HSE ready interrupt.
		0: Disable HSE ready interrupt
		1: Enable HSE Ready Interrupt
10	HSIRDIEN	HSI ready interrupt enable
		Set and cleared by software to enable and disable HSI ready interrupt.
		0: Disable HSI ready interrupt
		1: Enable HSI ready interrupt
9	LSERDIEN	LSE ready interrupt enable
		Set and cleared by software to enable and disable LSE ready interrupt.
		0: Disable LSE ready interrupt
		1: Enable LSE ready interrupt



Bit Field	Name	Description
8	LSIRDIEN	LSI ready interrupt enable
		Set and cleared by software to enable and disable LSI ready interrupt.
		0: Disable LSI ready interrupt
		1: Enable LSI ready interrupt
7	CLKSSIF	Clock security system interrupt flag
		Set by hardware when a failure is detected in the external HSE oscillator.
		0: No clock security system interrupt caused by HSE clock failure
		1: Clock security system interrupt caused by HSE clock failure
6	Reserved	Reserved, the reset value must be maintained.
5	RAMCPIF	RAMC parity interrupt status. Set by hardware, set by software to clear PERRCLR
		1: RAMC parity error occurs
		0: No RAMC parity error occurs
4	PLLRDIF	PLL ready interrupt flag
		This bit is set by hardware when PLLRDIEN is set and PLL clock is ready.
		This bit is cleared by software by setting the PLLRDICLR bit.
		0: No clock ready interrupt caused by PLL lock
		1: Clock ready interrupt caused by PLL lock
3	HSERDIF	HSE ready interrupt flag
		Set by hardware when HSERDIEN is set and the HSE clock is ready.
		This bit is cleared by software by setting the HSERDICLR bit.
		0: No clock ready interrupt caused by HSE oscillator
		1: Clock ready interrupt caused by HSE oscillator
2	HSIRDIF	HSI ready interrupt flag
		Set by hardware when HSIRDIEN is set and the HSI clock is ready.
		This bit is cleared by software by setting the HSERDICLR bit.
		0: No clock ready interrupt caused by HSI oscillator
		1: Clock ready interrupt caused by HSI oscillator
1	LSERDIF	LSE ready interrupt flag
		Set by hardware when LSERDIEN is set and the LSE clock is ready.
		This bit is cleared by the software by setting the LSERDICLR bit.
		0: No clock ready interrupt caused by LSE oscillator
		1: Clock ready interrupt caused by LSE oscillator
0	LSIRDIF	LSI ready interrupt flag
		Set by the hardware when LSIRDIEN is set and the LSI clock is ready.
		This bit is cleared by software by setting the LSIRDICLR bit.
		0: No clock ready interrupt caused by LSI oscillator
		1: Clock ready interrupt caused by LSI oscillator

# 4.3.5 APB2 Peripheral Reset Register (RCC\_APB2PRST)

Address offset: 0x0c

Reset value: 0x0000 0000



# nsing.com.sg

31													18	17	16
	1	1		1		Rese	erved			1	1			UART6 RST	Reserved
														rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	USART1 RST	TIM8RST	TIM1RST	SPI3RST	SPI2RST	SPI1RST	Reserved	IOPFRST	Reserved	IOPDRST	IOPCRST	IOPBRST	IOPARST	Reserved	AFIORST
	rw	rw	rw	rw	rw	rw		rw		rw	rw	rw	rw		rw

Bit Field	Name	Description
31:18	Reserved	Reserved, the reset value must be maintained.
17	UART6RST	UART6 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset UART6
16:15	Reserved	保留,必须保持复位值。
14	USART1RST	USART1 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset USART1
13	TIM8RST	TIM8 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset TIM8
12	TIM1RST	TIM1 reset
		Set and cleared by software.
		0: Clear reset
		1: Resets TIM1
11	SPI3RST	SPI3 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset SPI3
10	SPI2RST	SPI2 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset SPI2
9	SPI1RST	SPI1 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset SPI1
8	Reserved	Reserved, the reset value must be maintained.
7	IOPFRST	GPIO port F reset
		Set and cleared by software.
		0: Clear reset
		1: Reset GPIO port F
6	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description
5	IOPDRST	GPIO port D reset
		Set and cleared by software.
		0: Clear reset
		1: Reset GPIO port D
4	IOPCRST	GPIO port C reset
		Set and cleared by software.
		0: Clear reset
		1: Reset GPIO port C
3	IOPBRST	GPIO port B reset
		Set and cleared by software.
		0: Clear reset
		1: Reset GPIO port B
2	IOPARST	GPIO port A reset
		Set and cleared by software.
		0: Clear reset
		1: Reset GPIO port A
1	Reserved	Reserved, the reset value must be maintained.
0	AFIORST	Alternate function IO reset
		Set and cleared by software.
		0: Clear reset
		1: Reset alternate function IO

# 4.3.6 APB1 Peripheral Reset Register (RCC\_APB1PRST)

#### Address offset: 0x10

Reset value: 0x0000 0000

31		29	28	27	26	25		23	22	21	20	19	18	17	16
	Reserved		PWR RST	Reserved	CAN RST		Reserved		I2C2RST	I2C1RST	UART5 RST	LPUART2 RST	LPUART1 RST	USART2 RST	Reserved
15			rw 12	11	rw 10			7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	0
	Rese	erved		WWDG RST		Rese	erved		BEEP2 RST	BEEP1 RST	TIM6RST	LPTIM RST	TIM4RST	TIM3RST	Reserved
-				rw					rw	rw	rw	rw	rw	rw	

Bit Field	Name	Description	
31:29	Reserved	Reserved, the reset value must be maintained	
28	PWRRST	Power interface reset	
		Set and cleared by software.	
		0: Clear reset	
		1: Reset the power interface	
27	Reserved	Reserved, the reset value must be maintained	
26	CANRST	CAN reset	
		Set and cleared by software.	
		0: Clear reset	



Bit Field	Name	Description
		1: Reset CAN
25:23	Reserved	Reserved, the reset value must be maintained
22	I2C2RST	I2C2 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset I2C2
21	I2C1RST	I2C1 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset I2C1
20	UART5RST	UART5 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset UART5
19	LPUART2RST	LPUART2 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset LPUART2
18	LPUART1RST	LPUART1 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset LPUART1
17	USART2RST	USART2 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset USART2
16:12	Reserved	Reserved, the reset value must be maintained
11	WWDGRST	Window watchdog reset
		Set and cleared by software.
		0: Clear reset
		1: Reset window watchdog
10:7	Reserved	Reserved, the reset value must be maintained
6	BEEP2RST	Beeper2 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset Beeper2
5	BEEP1RST	Beeper1 reset
		Set and cleared by software.
		0: Clear reset
		1: Reset Beeper1
4	TIM6RST	TIM6 timer reset
		Set and cleared by software.
		0: Clear reset




Bit Field	Name	Description
		1: Reset TIM6 timer
3	LPTIMRST	LPTIMR timer reset
		Set and cleared by software.
		0: Clear reset
		1: Reset LPTIM
2	TIM4RST	TIM4 timer reset
		Set and cleared by software.
		0: Clear reset
		1: Reset TIM4 timer
1	TIM3RST	TIM3 timer reset
		Set and cleared by software.
		0: Clear reset
		1: Reset TIM3 timer
0	Reserved	Reserved, the reset value must be maintained.

## 4.3.7 AHB Peripheral Clock Enable Register (RCC\_AHBPCLKEN)

Address offset: 0x14

Reset value: 0x0000 0014



Bit Field	Name	Description
31:13	Reserved	Reserved, the reset value must be maintained.
12	ADCEN	ADC clock enable
		Set and cleared by software.
		0: Disable ADC clock
		1: Enable ADC clock
11	SACEN	SAC clock enable
		Set and cleared by software.
		0: Disable SAC clock
		1: Enable SAC clock
10	Reserved	Reserved, the reset value must be maintained.
9	RNGCEN	RNG clock enable
		Set and cleared by software.
		0: Disable RNG clock
		1: Enable RNG clock
8	Reserved	Reserved, the reset value must be maintained.
7	HDIVEN	HDIV clock enable




Bit Field	Name	Description
		Set and cleared by software.
		0: Disable the HDIV clock
		1: Enable the HDIV clock.
6	CRCEN	CRC clock enable
		Set and cleared by software.
		0: Disable CRC clock
		1: Enable CRC clock
5	HSQRTEN	HSQRT clock enable
		Set and cleared by software.
		0: Disable HSQRT clock
		1: Enable HSQRT clock
4	FLITFEN	Flash interface clock enable
		Set and cleared by software.
		0: Disable the Flash interface clock
		1: Enable the Flash interface clock
3	Reserved	Reserved, the reset value must be maintained.
2	SRAMEN	SRAM clock enable
		Set and cleared by software.
		0: SRAM clock disabled in sleep mode
		1: SRAM clock enabled in sleep mode
1	Reserved	Reserved, the reset value must be maintained.
0	DMAEN	DMA clock enable
		Set and cleared by software.
		0: Disable DMA clock
		1: Enable DMA clock

## 4.3.8 APB2 Peripheral Clock Enable Register (RCC\_APB2PCLKEN)

Address offset: 0x18

Reset value: 0x0000 0000



Bit Field	Name	Description
31:18	Reserved	Reserved, the reset value must be maintained.
17	UART6EN	UART6 clock enable
		Set and cleared by software.
		0: Disable UART6 clock
		1: Enable UART6 clock

90 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



Bit Field	Name	Description
16:15	Reserved	Reserved, the reset value must be maintained.
14	USART1EN	USART1 clock enable
		Set and cleared by software.
		0: Disable USART1 clock
		1: Enable USART1 clock
13	TIM8EN	TIM8 Clock Enable
		Set and cleared by software.
		0: Disable TIM8 clock
		1: Enable TIM8 clock
12	TIM1EN	TIM1 clock enable
		Set and cleared by software.
		0: Disable TIM1 clock
		1: Enable TIM1 clock
11	SPI3EN	SPI3 clock enable
		Set and cleared by software.
		0: Disable SPI3 clock
		1: Enable SPI3 clock
10	SPI2EN	SPI2 clock enable
		Set and cleared by software.
		0: Disable SPI2 clock
		1: Enable SPI2 clock
9	SPI1EN	SPI1 clock enable
		Set and cleared by software.
		0: Disable SPI1 clock
		1: Enable SPI1 clock
8	Reserved	Reserved, the reset value must be maintained.
7	IOPFEN	GPIO port F clock enable
		Set and cleared by software.
		0: Disable the clock of GPIO port F
		1: Enable the clock of GPIO port F
6	Reserved	Reserved, the reset value must be maintained.
5	IOPDEN	GPIO port D clock enable
		Set and cleared by software.
		0: Disable the clock of GPIO port D
		1: Enable the clock of GPIO port D
4	IOPCEN	GPIO port C clock enable
		Set and cleared by software.
		0: Disable the clock of GPIO port C
		1: Enable the clock of GPIO port C
3	IOPBEN	GPIO port B clock enable
		Set and cleared by software.
		0: Disable the clock of GPIO port B
		1: Enable the clock of GPIO port B



Bit Field	Name	Description
2	IOPAEN	GPIO port A clock enable
		Set and cleared by software.
		0: Disable the clock of GPIO port A
		1: Enable the clock of GPIO port A
1	Reserved	Reserved, the reset value must be maintained.
0	AFIOEN	Alternate function IO clock enable
		Set and cleared by software.
		0: Disable the alternate function IO clock
		1: Enable the alternate function IO clock

## 4.3.9 APB1 Peripheral Clock Enable Register (RCC\_APB1PCLKEN)

Address offset: 0x1c

Reset value: 0x0000 0000

31	30	29	28	27	26	25		23	22	21	20	19	18	17	16
OPAEN	Rese	rved	PWREN	Reserved	CANEN		Reserved		I2C2EN	I2C1EN	UART5EN	LPUART2 EN	LPUART1 EN	USART2 EN	Reserved
rw			rw		rw				rw	rw	rw	rw	rw	rw	
15			12	11	10	9	8	7	6	5	4	3	2	1	0
	Resei	rved		WWDG EN	Reserved	COMP FILTEN	COMPEN	Reserved	BEEP2 EN	BEEP1 EN	TIM6EN	LPTIM EN	TIM4EN	TIM3EN	Reserved
				rw		rw	rw		гw	rw	rw	гw	rw	rw	

Bit Field	Name	Description
31	OPAMPEN	OPAMP clock enable
		Set and cleared by software.
		0: Disable OPAMP clock
		1: Enable OPAMP clock
30:29	Reserved	Reserved, the reset value must be maintained
28	PWREN	Power interface clock enable
		Set and cleared by software.
		0: Disable the power interface clock
		1: Enable the power interface clock
27	Reserved	Reserved, the reset value must be maintained
26	CANEN	CAN clock enable
		Set and cleared by software.
		0: Disable CAN clock
		1: Enable CAN clock
25:23	Reserved	Reserved, the reset value must be maintained
22	I2C2EN	I2C2 clock enable
		Set and cleared by software.
		0: Disable I2C2 clock
		1: Enable I2C2 clock
21	I2C1EN	I2C1 clock enable



	Set and cleared by software.
	0: Disable I2C1 clock
	1: Enable I2C1 clock
UART5EN	UART5 clock enable
	Set and cleared by software.
	0: Disable UART5 clock
	1: Enable UART5 clock
LPUART2EN	LPUART2 clock enable
	Set and cleared by software.
	0: Disable LPUART2 clock
	1: Enable LPUART2 clock
LPUART1EN	LPUART1 clock enable
	Set and cleared by software.
	0: Disable LPUART1 clock
	1: Enable LPUART1 clock
USART2EN	USART2 clock enable
	Set and cleared by software.
	0: Disable USART2 clock
	1: Enable USART2 clock
Reserved	Reserved, the reset value must be maintained
WWDGEN	Window watchdog clock enable
	Set and cleared by software.
	0: Disable WWDG clock
	1: Enable WWDG clock
Reserved	Reserved, the reset value must be maintained
COMPFILTEN	Comparator filter clock enable
	0: Disable the comparator filter clock
	1: Enable the comparator filter clock
COMPEN	Comparator clock enable
	0: Disable the comparator clock
	1: Enable the comparator clock
Reserved	Reserved, the reset value must be maintained
BEEP2EN	BEEPER2 clock enable
	Set and cleared by software.
	0: Disable BEEPER2 clock
	1: Enable BEEPER2 clock
BEEP1EN	BEEPER1 clock enable
	Set and cleared by software.
	0: Disable BEEPER1 clock
	1: Enable BEEPER1 clock
TIM6EN	TIM6 timer clock enable
	Set and cleared by software.
	0: Disable TIM6 timer clock
	LPUART2EN         LPUART1EN         LPUART1EN         USART2EN         Reserved         WWDGEN         Reserved         COMPFILTEN         Reserved         BEEP2EN         BEEP1EN




Bit Field	Name	Description
		1: Enable TIM6 timer clock
3	LPTIMEN	LPTIM timer clock enable
		Set and cleared by software.
		0: Disable LPTIM timer clock
		1: Enable LPTIM timer clock
2	TIM4EN	TIM4 timer clock enable
		Set and cleared by software.
		0: Disable TIM4 timer clock
		1: Enable TIM4 timer clock
1	TIM3EN	TIM3 timer clock enable
		Set and cleared by software.
		0: Disable TIM3 timer clock
		1: Enable TIM3 timer clock
0	Reserved	Reserved, the reset value must be maintained

## 4.3.10 Low Speed Clock Control Register (RCC\_LSCTRL)

Address offset: 0x20

Reset value: 0x0000 0003



Bit Field	Name	Description
31:10	Reserved	Reserved, the reset value must be maintained
9	LPRUNCLKSEL	LPRUN clock selection
		Set and clear by software
		0: LPRUN mode selects LSI clock
		1: LPRUN mode selects LSE clock
8	RTCRST	RTC software reset
		0: Clear reset
		1: Reset RTC
7	RTCEN	RTC clock enable
		Set and clear by software
		0: RTC clock disabled
		1: RTC clock is enabled
6:5	RTCSEL[1:0]	RTC clock source selection.
		The software sets these bits to select the RTC clock source.
		00: no clock
		01: Select LSE oscillator as RTC clock



Bit Field	Name	Description
		10: Select LSI oscillator as RTC clock
		11: Select the HSE oscillator divided by 128 as the RTC clock
4	LSEBP	The external low-speed clock oscillator is bypassed.
		Set by software to bypass LSE. At this time LSEEN needs to be set 0
		0: LSE clock is not bypassed
		1: LSE clock is bypassed
		This bit cannot be reset by system reset
3	LSERD	External low-speed oscillator ready flag
		Set by hardware once LSE is ready. After LSIEN is cleared, LSIRD is cleared after 6
		external low-speed oscillator clock cycles.
		0: LSE is not ready
		1: LSE is ready
2	LSEEN	External low-speed oscillator enable
		Set and cleared by software
		0: Disable LSE oscillator
		1: Enable LSE oscillator
1	LSIRD	Internal low-speed ready oscillator flag
		Set by hardware once LSI is ready. After LSIEN is cleared, LSIRD is cleared after 3
		internal low-speed oscillator clock cycles.
		0: LSI is not ready
		1: LSI is ready
0	LSIEN	Internal low-speed oscillator enable
		Set and cleared by software
		0: Disable LSI oscillator
		1: Enable LSI oscillator

# 4.3.11 Control/Status Register (RCC\_CTRLSTS)

Address offset: 0x24

Reset value: 0x0000 0018

31															16
							Rese	rved		1					
	1			1		1 1				1		I			
15			12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved	1	EMCCLP RSTF	EMCGB RSTF	EMCGBN RSTF	LPWR RSTF	WWDG RSTF	IWDG RSTF	SFTRSTF	PORRSTF	PINRSTF	MMU RSTF	RAM RSTF	RM RSTF
				r	r	r	r	r	r	r	r	r	r	r	rw

Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained
11	EMCCLPRSTF	EMCCLAMP reset flag
		Set by hardware when EMCCLAMP is reset.
		It is cleared by writing RMRSTF bit or por_rst_n reset.
		0: No EMCCLAMP reset occurred
		1: EMCCLAMP reset occurred



Bit Field	Name	Description
10	EMCGBRSTF	EMCGB reset flag
		Set by hardware when EMCGB is reset.
		It is cleared by writing RMRSTF bit or por_rst_n reset.
		0: No EMCGB reset occurred
		1: EMCGB reset occurred
9	EMCGBNRSTF	EMCGBN reset flag
		Set by hardware when EMCGBN is reset.
		It is cleared by writing RMRSTF bit or por_rst_n reset.
		0: No EMCGBN reset occurred
		1: EMCGBN reset occurred
8	LPWRRSTF	Low-power reset flag
		Set by hardware at Low-power reset.
		It is cleared by writing RMRSTF bit or por_rst_n reset.
		0: No Low-power reset occurred
		1: Low-power reset occurred
7	WWDGRSTF	Window watchdog reset flag
		Set by hardware when an Window watchdog reset occurs
		It is cleared by writing RMRSTF bit or por_rst_n reset.
		0: No Window watchdog reset occurred
		1: Window watchdog reset occurred
6	IWDGRSTF	Independent watchdog reset flag
		Set by hardware when an independent watchdog reset occurs
		It is cleared by writing RMRSTF bit or por_rst_n reset.
		0: No independent watchdog reset occurred
		1: Independent watchdog reset occurred
5	SFTRSTF	Software reset flag
		Set by hardware when a software reset occurs.
		It is cleared by writing RMRSTF bit or por_rst_n reset.
		0: No software reset occurred
		1: Software reset occurred
4	PORRSTF	POR/PDR reset flag
		Set by hardware when POR/PDR is reset.
		Cleared by writing to the RMRSTF bit
		0: No POR/PDR reset occurred
		1: POR/PDR reset occurred
3	PINRSTF	External pin reset flag
		Set by hardware when a reset from the NRST pin occurs.
		It is cleared by writing RMRSTF bit or por_rst_n reset.
		0: No NRST pin reset occurred
		1: NRST pin reset occurred
2	MMURSTF	MMU reset flag
		Set by hardware when MMU reset occurs.
		It is cleared by writing RMRSTF bit or por_rst_n reset.



Bit Field	Name	Description
		0: No MMU reset occurred
		1: MMU reset occurred
1	RAMRSTF	RAM reset flag
		Set by hardware when RAM reset occurs.
		It is cleared by writing RMRSTF bit or por_rst_n reset.
		0: No RAM reset occurred
		1: RAM reset occurred
0	RMRSTF	REMOVE reset flag
		Set and clear by software
		0: No effect
		1: Clear these reset flags

# 4.3.12 AHB Peripheral Reset Register (RCC\_AHBPRST)

Address offset: 0x28

Reset value: 0x0000 0000

31 16 Reserved 15 13 12 11 10 9 8 7 6 5 4 0 RANG RST HDIV RST HSQRT RST ADCRST SACRST Reserved Reserved Reserved Reserved Reserved rw rw rw rw rw

Bit Field	Name	Description
31:13	Reserved	Reserved, the reset value must be maintained.
12	ADCRST	ADC reset
		Set and cleared by software.
		0: Clear reset
		1: Reset ADC
11	SACRST	SAC reset
		Set and cleared by software.
		0: Clear reset
		1: Reset SAC
10	Reserved	Reserved, the reset value must be maintained.
9	RANGRST	RNG reset
		Set and cleared by software.
		0: Clear reset
		1: Reset RNG
8	Reserved	Reserved, the reset value must be maintained.
7	HDIVRST	HDIV reset
		Set and cleared by software.
		0: Clear reset
		1: Reset HDIV



Bit Field	Name	Description			
6	Reserved	Reserved, the reset value must be maintained.			
5	HSQRTRST	HSQRT reset			
		Set and cleared by software.			
		0: Clear reset			
		1: Reset HSQRT			
4:0	Reserved	Reserved, the reset value must be maintained.			

# 4.3.13 Clock Configuration Register 2(RCC\_CFG2)

Address offset: 0x2c

Reset value: 0x0000 3800

31	30	_	28	27		25	24	23		21	20				16
TIMCLK		LPUART2 SEL[2:0]	1		LPUART1 SEL[2:0]	1	RANGEN		LPTIM SEL[2:0]			R	۱ ANGPRE[4 ۱	:0]	
rw 15		rw		11	rw 10	9	rw 8		rw		4	3	rw		0
	AI	DC1MPRE[-	4:0]		ADC1M SEL	Reserved		AD	CPLLPRE[	4:0]			ADCHI	PRE[3:0]	
		rw			rw				rw				r	w	

Bit Field	Name	Description
31	TIMCLK	TIM1/8 clock source selection
		Set and cleared by software.
		0: PCLK2 is selected as TIM1/8 clock source if APB2 prescaler is 1. Otherwise,
		PCLK2 $\times$ 2 is selected.
		1: SYSCLK input clock is selected as TIM1/8 clock source.
30:28	LPUART2SEL[2:0]	LPUART2 clock source selection
		Set and cleared by software.
		000: APB1 clock is selected
		001: System clock is selected
		010: HSI clock is selected
		011: HSE clock is selected
		100: LSI clock is selected
		101: LSE clock is selected
		Others: reserved.
27:25	LPUART1SEL[2:0]	LPUART1 clock source selection
		Set and cleared by software.
		000: APB1 clock is selected
		001: System clock is selected
		010: HSI clock is selected
		011: HSE clock is selected
		100: LSI clock is selected
		101: LSE clock is selected
		Others: reserved.
24	RANGEN	RNGEN: RNG Analog Interface Clock Enable
		Set and cleared by software.



Bit Field	Name	Description
		0: TRNG analog interface clock disabled
		1: TRNG analog interface clock enable
23:21	LPTIMSEL[2:0]	LPTIM clock source selection
		Set and cleared by software.
		000: select APB1 clock
		001: Select HSI clock
		010: Select HSE clock
		011: Select LSI clock
		100: Select LSE clock
		101: Select COMP output
		Others: Not allowed, and no clock will be generated
20:16	RANGPRE[4:0]	RANGPRE: RANG Pre-Crossover
		Controls the prescaling factor by setting and clearing it in software.
		00000: SYSCLK source clock divided by 1
		00001: SYSCLK source clock divided by 2
		00010: SYSCLK source clock divided by 3
		11110: SYSCLK source clock divided by 31
		11111: SYSCLK source clock divided by 32
15:11	ADC1MPRE[4:0]	ADC 1M clock prescaler
		Set and cleared by software to configure the division factor of ADC 1M clock source.
		00000: ADC 1M clock source not divided
		00001: ADC 1M clock source divided by 2
		00010: ADC 1M clock source divided by 3
		11110: ADC 1M clock source divided by 31
		11111: ADC 1M clock source divided by 32
10	ADC1MSEL	ADC 1M clock source selection
		Set and cleared by software.
		0: HSI oscillator clock selected as the input clock of ADC 1M
		1: HSE oscillator clock selected as the input clock of ADC 1M
		Note: When switching the ADC 1M clock source, you need to ensure that the HSI clock
		is turned on
9	Reserved	Reserved, the reset value must be maintained.
8:4	ADCPLLPRE[4:0]	ADC PLL divider
		Set and cleared by software to configure the division factor from the PLL clock to the
		ADC.
		0xxxx: ADC PLL clock is disabled
		10000: PLL clock not divided
		10001: PLL clock divided by 2
		10010: PLL clock divided by 3
		10011: PLL clock divided by 4
		10100: PLL clock divided by 6



Bit Field	Name	Description
		10101: PLL clock divided by 8
		10110: PLL clock divided by 10
		10111: PLL clock divided by 12
		11000: PLL clock divided by 16
		11001: PLL clock divided by 32
		11010: PLL clock divided by 64
		11011: PLL clock divided by 128
		Others: PLL clock divided by 256
3:0	ADCHPRE[3:0]	ADC HCLK prescaler
		Set and cleared by software to configure the division factor from the HCLK clock to
		the ADC.
		0000: HCLK clock divided by 1
		0001: HCLK clock divided by 2
		0010: HCLK clock divided by 3
		0011: HCLK clock divided by 4
		0100: HCLK clock divided by 6
		0101: HCLK clock divided by 8
		0110: HCLK clock divided by 10
		0111: HCLK clock divided by 12
		1000: HCLK clock divided by 16
		Others: HCLK clock divided by 32

# 4.3.14 EMC Control Register 3 (RCC\_EMCCTRL)

#### Address offset: 0x30

Reset value: 0x0000 0000

31							24	23	22	21	20	19	18	17	16
	1		Rese	erved				GBRST3	GBRST2	GBRST1	GBRST0	GBNRST3	GBNRST2	GBNRSTI	GBNRST0
15	14	13	12	11	10	9	8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
CLPRST3	CLPRST2	CLPRST1	CLPRST0	GBDET3	GBDET2	GBDET1	GBDET0	GBNDET3	GBNDET2	GBNDET1	GBNDET0	CLPDET3	CLPDET2	CLPDET1	CLPDET0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description			
31:24	Reserved	Reserved, the reset value must be maintained.			
23	GBRST3	GB3 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
22	GBRST2	GB2 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
21	GBRST1	GB1 reset			



Bit Field	Name	Description			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
20 GBRST0		GB0 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
19	GBNRST3	GBN3 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
18	GBNRST2	GBN2 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
17	GBNRST1	GBN1 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
16	GBNRST0	GBN0 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
15	CLPRST3	EMC clamp3 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
14	CLPRST2	EMC clamp2 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
13	CLPRST1	EMC clamp1 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
12	CLPRST0	EMC clamp0 reset			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable reset request			
		1: Enable reset request			
11	GBDET3	GB3 detection enble			
		Set and cleared by software. and reset by por_rst_n			
		0: Disable detection			
		1: Enable detection			



Bit Field	Name	Description					
10	GBDET2	GB2 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					
		1: Enable detection					
9	GBDET1	GB1 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					
		1: Enable detection					
8	GBDET0	GB0 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					
		1: Enable detection					
7	GBNDET3	GBN3 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					
		1: Enable detection					
6	GBNDET2	GBN2 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					
		1: Enable detection					
5	GBNDET1	GBN1 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					
		1: Enable detection					
4	GBNDET0	GBN0 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					
		1: Enable detection					
3	CLPDET3	EMC Clamp3 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					
		1: Enable detection					
2	CLPDET2	EMC Clamp2 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					
		1: Enable detection					
1	CLPDET1	EMC Clamp1 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					
		1: Enable detection					
0	CLPDET0	EMC Clamp0 detection enble					
		Set and cleared by software. and reset by por_rst_n					
		0: Disable detection					



Bit Field	Name	Description
		1: Enable detection



nsing.com.sg

# **5 GPIO and AFIO**

## 5.1 Summary


GPIO (general purpose input/output) and AFIO are available for flexibale pin configuration. The chip supports up to 56 GPIOs, divided into 5 groups (GPIOA/GPIOB/GPIOC/ GPIOD/ GPIOF). GPIOA, GPIOB and GPIOC each have 16 pins, GPIOD has 1 pin and GPIOF has 7 pins. Each GPIO pin can be configured by software as output (push-pull or open drain), input (floating or pull-up or pull-down) or alternate peripheral function ports (output/input). Except for the analog input pinsn, other GPIO pins have the ability to pass through the large current.

GPIO ports have the following characteristics:

- Each GPIO port can be individually configured into multiple modes by software
  - Input floating
  - Input pull-up
  - Input pull-down
  - Analog function
  - Open-drain output and pull-up/pull-down capality
  - Push-pull output and pull-up/pull-down capality
  - Push-pull alternate function and pull-up/pull-down capality
  - Open-drain alternate function and pull-up/pull-down capality
- Individual bit set or bit clear function
- All I/O supports external interrupt function
- All I/O supports low power mode wake-up, rising or falling edge configurable
  - 16 EXTI lines can be used to wake up from SLEEP or STOP mode, and all I/Os can be reused as EXTI
  - PA0/PC13/PA2 three wake-up I/O can be used to wake up from PD mode, the maximum I/O filter time is 1us
- Support software remapping I/O alternate function
- Support GPIO lock mechanism, lock states cleared by reset
- Each I/O port bit can be programmed arbitrarily, but I/O port registers must be accessed as 32-bit words (16-bit half-word or 8-bit byte access is not allowed).

The following figure shows the basic structure of I/O ports.





### Figure 5-1 Basic Structure of I/O Ports

## **5.2 Function Description**

## 5.2.1 I/O Mode Configuration

The I/O port mode can be configured through the registers GPIOx\_PMODE, GPIOx\_POTYPE and GPIOx\_PUPD (x=A,B,C,F). The configuration in different operation modes is shown in the following table:

PMODE[1:0]	РОТҮРЕ	PUPD[1:0]		I/O Configuration
	0	0	0	General-purpose output push-pull
	0	0	1	General-purpose output push-pull + pull-up
	0	1	0	General-purpose output push-pull + pull-down
01	0	1	1	Reserved
01	1	0	0	General-purpose output open-drain
	1	0	1	General-purpose output open-drain + pull-up
	1	1	0	General-purpose output open-drain + pull-down
	1	1	1	Reserved
	0	0	0	Alternate function + push-pull
	0	0	1	Alternate function + push-pull + pull-up
	0	1	0	Alternate function + push-pull + pull-down
10	0	1	1	Reserved
10	1	0	0	Alternate function open-drain
	1	0	1	Alternate function open-drain + pull-up
	1	1	0	Alternate function open-drain + pull-down
	1	1	1	Reserved
00	х	0	0	Input floating

Table 5-1 I/O Port Configuration Table



PMODE[1:0]	РОТҮРЕ	PUPI	D[1:0]	I/O Configuration
	Х	0	1	Input pull-up
	Х	1	0	Input pull-down
	Х	1	1	Reserved
	Х	0	0	Analog
11	Х	0	1	
11	Х	1	0	Reserved
	Х	1	1	

In addition, the GPIOx\_DS.DSy bit can be used to configure the high/low drive strength, and the GPIOx\_SR.SRy bit can be used to configure the high/low slew rate.

The input and output characteristics of I/O under different configurations are shown in the following table:

Feature	<b>GPIO Input</b>	GPIO Output	Analog Function	Alternate Function
Output buffer	Disabled	Enabled	Disabled	Configuration according to peripheral function
Schmitt trigger	Enabled	Enabled	Disabled,Output is forced to 0	Enable
PULL UP/DOWN/FLOATING	Configured	Configured	Disabled	Configuration according to peripheral function
OPEN DRAIN	Disabled	Can be configured, GPIO output 0 when output data is "0", high resistance of GPIO when "1"	Disabled	Can be configured, GPIO output 0 when output data is "0", high resistance of GPIO when "1"
PUSH PULL MODE	Disabled	Can be configured, GPIO output 0 when output data is "0", GPIO output 1 when output data is "1"	Disabled	Can be configured, GPIO output 0 when output data is "0", GPIO output 1 when output data is "1"
Input data register (I/O status)	Readable	Readable	Reads out 0	Readable
Output data register(Output value)	Invalid	Readable and written	Invalid	Readable


#### Input mode

When the I / O port is configured as input mode:

- Output buffer is disabled
- The schmitt trigger input is activated.
- Whether the pull-up and pull-down resistors are connected depends on the configuration of the GPIOx\_PUPD register.
- The data appearing on the I/O pins is sampled into the input data register on every APB2 clock



• Read access to the input data register provides the I/O status



#### Figure 5-2 Input Floating/Pull-up/Pull-down Configuration Mode.


#### **Output mode**

When the I/O port is configured as output mode:

- The schmitt trigger input is activated.
- Whether the pull-up and pull-down resistors are connected depends on the configuration of the GPIOx\_PUPD register
- The output buffer is activated
  - Open drain mode: '0' on the output register activates the N-MOS, the pin outputs a low level. while '1' on the
    output register puts the port in a high resistance state (PMOS is never activated).
  - Push-pull mode: '0' on the output register activates the N-MOS, the pin outputs a low level. While '1' on the output register activates the P-MOS, the pin outputs a high level.
- The data appearing on the I/O pins is sampled into the input data register every APB2 clock.
- Read access to the input data register to get I/O status.
- Read access to the output data register to get the last written value.



#### Figure 5-3 Output Mode




#### Alternate function mode

When the I/O port is configured as alternate function mode:

- The schmitt trigger input is activated.
- Whether the pull-up and pull-down resistors are connected, depending on the configuration of the GPIOx\_PUPD register.
- In open-drain or push-pull configuration, the output buffer is controlled by the peripheral.
- Signal from built-in peripherals drives output buffers.
- At each APB2 clock cycle, the data appearing on the I/O pin is sampled into the input data register.
- Read access to the input data register to get I/O status.
- Read access to the output data register to get the last written value.



#### Figure 5-4 Alternate Function Mode




#### Analog function mode

When the I/O Port is configured as analog function mode:

- The pull-up and pull-down resistors are disabled.
- Read access to the input data register gets the value "0".
- The output buffer is disabled.
- Schmitt trigger input is disabled and output value is forced to '0' (achieves zero consumption on each analog I/O pin).

Figure 5-5 Analog Function Mode with High Impedance



#### 5.2.2 Status After Reset

During and just after reset, the alternate function is not turned on, and the I/O port is configured as analog function mode (GPIOx\_PMODE.PMODEx [1:0] = 11b). However, there are the following exceptions to the signal.

109 / 585



- NRST default non-GPIO functions:
  - NRST pull-up input
- After reset, the default configuration of the pins related to the debugging system is the SWD interface I/O configuration:
  - PA14: SWCLK in input pull-down mode
  - PA13: SWDIO in input pull-up mode
- PA0 and PF0:
  - PA0 and PF0 default input floating mode.
  - PF0 are multiplexed to OSC\_IN.
- PF2/BOOT0:
  - During the chip startup process, PF2 as BOOT0 functions, and the default input pull-down mode. After the chip
    is initialized, it is used as a general-purpose GPIO and is configured as an analog function mode.

### 5.2.3 Individual Bit Setting and Bit Clearing

By writing '1' to the bit in the set register (GPIOx\_PBSC) and reset register (GPIOx\_PBC), the individual bit operation of the data register (GPIOx\_POD) can be realized, and one or more bits can be set/reset. The bit written with '1' is set or cleared accordingly, and the bit not written with '1' will not be changed. The software does not need to disable interrupts, and is completed in a single APB2 write operation.

### 5.2.4 External Interrupt/Wakeup Line

All ports have external interrupt capability, which can be configured in the EXTI module:

- The port must be configured in input mode.
- All ports can be configured for SLEEP/STOP mode wake-up, supporting rising or falling edge configurable.
- PA0/PC13/PA2 can be used for PD mode wake-up, with independent wake-up enable, supporting configurable rising edge/falling tiggers, need to be configured before entering PD mode.
- General purpose I/O ports are connected to 16 external interrupt/event lines as shown in Figure 6-2, configured by registers AFIO EXTI CFGx.

### 5.2.5 Alternate Function

When I/O ports are configured in alternate function mode. The bit configuration register of port(GPIOx\_AFL/GPIOx\_AFH, GPIOx\_PMODE, GPIOx\_POTYPE and GPIOx\_PUPD) must be configured before use. Alternate input or output is determined by the peripheral.

#### Software remapping I/O alternate function

To expand the flexibility of alternate peripheral functions under different device packages, some peripheral alternate functions can be remapped to other pins. Each I/O has up to 16 alternate functions (AF0~AF15). After reset, except for PA13 and PA14, AFSELy is selected as AF15 by default. The I/O alternate function can be remapped by software configuring the corresponding registers (GPIOx\_AFL/ GPIOx\_AFH).

At this time, the alternate functions are no longer mapped to their original pins (For the I/O alternate function of the



peripheral, if it is remapped to a different pin, then the input is remapping choose one of multiple, and the output will be connected to the remapped position, and the original position will be disconnected).

#### SWD alternate function I/O remapping

#### Table 5-3 I/O List of Functional Features of The Pin

Alternate Function	I/O	Remapping
SWDIO	PA13	AF0
SWCLK	PA14	AF0

TIMx alternate function I/O remapping

#### 5.2.5.1.1 TIM1 alternate function I/O remapping

#### Table 5-4 TIM1 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
TIM1_ETR	PA12	AF2
	PA2	AF3
TIM1_BKIN	PA6	AF1
	PB12	AF1
	PA4	AF3
TIM1_CH1	PA8	AF2
	PA3	AF3
TIM1_CH2	PA9	AF2
TIM1 CH2	PA5	AF3
TIM1_CH3	PA10	AF2
TIM1_CH4	PA11	AF2
TIM1 CILIN	PA7	AF5
TIM1_CH1N	PB13	AF1
	PA5	AF4
TIM1_CH2N	PB0	AF1
	PB14	AF1
TIM1 CU2N	PB1	AF1
TIM1_CH3N	PB15	AF1

#### 5.2.5.1.2 TIM8 alternate function I/O remapping

#### Table 5-5 TIM8 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
TIM8_ETR	PA0	AF10
	PA4	AF13
	PA5	AF1
	PA9	AF1
TIM8_BKIN	PA10	AF1
	PB4	AF1





Alternate Function	I/O	Remapping
	PB5	AF1
	PA0	AF3
	PA5	AF2
	PA6	AF4
TIM8_CH1	PA8	AF9
	PB8	AF5
	PB12	AF5
	PA1	AF2
	PA7	AF1
	PB0	AF9
TIM8_CH2	PB3	AF1
	PB9	AF5
	PB13	AF5
	PA2	AF2
	PA10	AF9
TIM8_CH3	PB6	AF2
	PB11	AF5
	PB14	AF5
	PA3	AF2
	PB1	AF9
TIM8_CH4	PB7	AF7
	PB15	AF7
TIMP CITIN	PA9	AF5
TIM8_CH1N	PB6	AF5
TIME CHON	PA8	AF1
TIM8_CH2N	PB7	AF5
	PB5	AF5
TIM8_CH3N	PB15	AF5

#### 5.2.5.1.3 TIM3 alternate function I/O remapping

#### Table 5-6 Tim3 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA1	AF10
TIM3_ETR	PA7	AF12
	PD2	AF0
	PA2	AF5
	PA6	AF2
	PA10	AF3
TIM3_CH1	PA10	AF5
	PB4	AF2
	PC6	AF1
TIM3_CH2	PA3	AF5



# nsing.com.sg

Alternate Function	I/O	Remapping
	PA7	AF2
	PA9	AF3
	PB5	AF2
	PC7	AF1
TIM3_CH3	PB0	AF2
	PC8	AF1
TIM3_CH4	PB1	AF2
	PC9	AF1

#### 5.2.5.1.4 TIM4 alternate function I/O remapping

#### Table 5-7 TIM4 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
TIM4_ETR	PB10	AF1
TIM4_CH1	PA4	AF2
	PA7	AF4
TIM4_CH2	PB15	AF6
TIM4_CH3	PB1	AF5
TIM4_CH4	PB2	AF5



#### LPTIM alternate function I/O remapping

#### Table 5-8 LPTIM Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA4	AF12
	PA6	AF9
LPTIM_ETR	PA13	AF3
	PB6	AF8
	PC3	AF0
	PA0	AF7
	PA4	AF11
	PA8	AF10
LPTIM_IN1	PB1	AF8
	PB5	AF8
	PC0	AF0
	PA1	AF9
	PA5	AF10
LPTIM_IN2	PB7	AF8
	PC2	AF0
	PA7	AF9
	PA9	AF9
	PA14	AF3
LPTIM _OUT	PB2	AF8
	PB4	AF8
	PC1	AF0
	PB14	AF1

CAN alternate function I/O remapping

#### Table 5-9 CAN Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA5	AF9
CAN BY	PB11	AF9
CAN_RX	PC5	AF2
	PF1	AF4
CAN_TX	PA4	AF9
	PB12	AF9
	PC4	AF2
	PF0	AF4



#### USARTx alternate function I/O remapping

#### 5.2.5.1.5 USART1 alternate function I/O remapping

#### Table 5-10 USART1 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA0	AF1
USART1_CTS	PA11	AF4
	PB12	AF1
	PA1	AF1
USART1_RTS	PA12	AF4
	PA2	AF1
	PA9	AF4
	PA13	AF6
USART1_TX	PA14	AF4
	PB6	AF4
	PB9	AF4
	PA3	AF1
	PA10	AF4
USART1_RX	PA13	AF4
	PA15	AF4
	PB7	AF4
	PA4	AF1
USART1_CK	PA8	AF4
	PF1	AF2

#### 5.2.5.1.6 USART2 alternate function I/O remapping

#### Table 5-11 USART2 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA0	AF4
USART2_CTS	PA7	AF10
	PA1	AF4
USART2_RTS	PB0	AF4
	PA2	AF4
LICARTA TV	PA9	AF10
USART2_TX	PA14	AF1
	PB6	AF1
USART2_RX	PA0	AF5
	PA3	AF4
	PA10	AF10
	PA13	AF1
	PA15	AF1



### nsing.com.sg

Alternate Function	I/O	Remapping
	PB7	AF3
USART2_CK	PA4	AF4
	PA8	AF6
	PB1	AF3
	PF1	AF5

#### 5.2.5.1.7 UART5 alternate function I/O remapping

#### Table 5-12 Uart5 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
UART5_TX	PB0	AF5
	PB3	AF4
	PC12	AF6
UART5_RX	PB1	AF6
	PB4	AF4
	PD2	AF2

#### 5.2.5.1.8 UART6 alternate function I/O remapping

#### Table 5-13 UART6 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
UART6_TX	PA4	AF6
	PA11	AF6
	PC0	AF4
UART6_RX	PA5	AF6
	PA12	AF6
	PC1	AF4

#### LPUARTx alternate function I/O remapping

#### 5.2.5.1.9 LPUART1 alternate function I/O remapping

#### Table 5-14 LPUART1 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA6	AF5
LPUART1_CTS	PB13	AF4
	PB1	AF4
LPUART1_RTS	PB14	AF4
	PD2	AF1
	PA1	AF5
	PA2	AF6
LPUART1_TX	PA4	AF10
	PA6	AF6
	PA14	AF6
	PB3	AF5





Alternate Function	I/O	Remapping
	PB6	AF3
	PB10	AF4
	PC4	AF4
	PC10	AF4
	PA0	AF11
	PA3	AF6
LPUART1_RX	PA7	AF6
	PA13	AF2
	PB4	AF5
	PB7	AF9
	PB11	AF4
	PC5	AF4
	PC11	AF4

### 5.2.5.1.10 LPUART2 alternate function I/O remapping

#### Table 5-15 LPUART2 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
LPUART2_CTS	PB7	AF2
LPUART2_RTS	PA15	AF6
	PA0	AF6
LPUART2_TX	PB5	AF3
	PC10	AF5
	PA1	AF6
LPUART2_RX	PB6	AF3
	PB7	AF1
	PC11	AF5

#### I2Cx alternate function I/O remapping

#### 5.2.5.1.11 I2C1 alternate function I/O remapping

#### Table 5-16 I2c1 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA4	AF7
	PA9	AF6
	PB6	AF6
I2C1_SCL	PB8	AF6
	PB10	AF6
	PF1	AF1
	PF6	AF1
I2C1_SDA	PA10	AF6
	PA13	AF7
	PB7	AF6





Alternate Function	I/O	Remapping
	PB9	AF6
	PB11	AF6
	PF0	AF1
	PF7	AF1
I2C1_SMBA	PA1	AF7
	PA14	AF7
	PB2	AF6
	PB5	AF6

#### 5.2.5.1.12 I2C2 alternate function I/O remapping

Alternate Function	I/O	Remapping
	PA6	AF7
	PA9	AF7
	PA11	AF7
I2C2_SCL	PB10	AF7
	PB13	AF7
	PF6	AF0
	PA7	AF7
	PA10	AF7
	PA12	AF7
I2C2_SDA	PB11	AF7
	PB14	AF7
	PF7	AF0
I2C2_SMBA	PB2	AF7



#### SPI/I2S alternate function I/O remapping

#### 5.2.5.1.13 SPI1/I2S1 alternate function I/O remapping

#### Table 5-18 SPI1/I2S1 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA1	AF0
CDI1 I2C1 NCC WC	PA4	AF0
SPI1_I2S1_NSS_WS	PA15	AF0
	PB12	AF0
	PA0	AF0
	PA5	AF0
SPI1_I2S1_SCLK_CK	PA13	AF5
	PB3	AF0
	PB13	AF0
	PA3	AF0
	PA4	AF5
	PA6	AF0
SPI1_I2S1_MISO_MCK	PA14	AF5
	PB0	AF6
	PB4	AF0
	PB14	AF0
	PA2	AF0
	PA5	AF5
	PA7	AF0
SPI1_I2S1_MOSI_SD	PB1	AF0
	PB5	AF0
	PB10	AF0
	PB15	AF0

#### 5.2.5.1.14 SPI2 alternate function I/O remapping

#### Table 5-19 SPI2 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PB9	AF0
SPI2_NSS	PB12	AF8
SPI2_SCLK	PB10	AF2
	PB13	AF8
SPI2_MISO	PB14	AF8
	PC2	AF1
SPI2 _MOSI	PB15	AF8
	PC3	AF1

119 / 585



#### 5.2.5.1.15 SPI3 alternate function I/O remapping

#### Table 5-20 SPI3 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA8	AF0
SPI3_NSS	PF7	AF4
	PA9	AF0
SPI3_SCLK	PB0	AF0
	PF6	AF4
	PA10	AF0
SPI3_MISO	PA12	AF0
	PC10	AF6
SPI3 _MOSI	PA11	AF0
	PA15	AF5
	PC9	AF6

#### COMPx alternate function I/O remapping

#### 5.2.5.1.16 COMP1 alternate function I/O remapping

#### Table 5-21 Comp1 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
COMP1_OUT	PA0	AF8
	PA6	AF8
	PA9	AF8
	PA11	AF8
	PA13	AF8
	PA15	AF8

#### 5.2.5.1.17 COMP2 alternate function I/O remapping

#### Table 5-22 COMP2 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA2	AF8
	PA4	AF8
COMP2_OUT	PA7	AF8
	PA10	AF8
	PA12	AF8
	PA14	AF8

#### 5.2.5.1.18 COMP3 alternate function I/O remapping

#### Table 5-23 Comp3 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
COMP3_OUT	PB1	AF7
	PC8	AF5
	PF0	AF5



#### **BEEPERx** alternate function I/O remapping

#### 5.2.5.1.19 BEEPER1 alternate function I/O remapping

#### Table 5-24 Beeper1 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
DEEDED 1 OUT	PA6	AF11
BEEPER1_OUT	PC1	AF7
BEEPER1_N_OUT	PA7	AF11
	PC2	AF7

#### 5.2.5.1.20 BEEPER2 alternate function I/O remapping

#### Table 5-25 BEEPER2 Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
BEEPER2_OUT	PB6	AF11
BEEPER2_N_OUT	PB7	AF11

#### **EVENTOUT** alternate function I/O remapping

#### Table 5-26 Eventout Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
	PA1	AF3
	PA6	AF10
	PA7	AF13
	PA8	AF8
	PA6~PA8	AF3
	PA11~PA12	AF3
	PA15	AF3
EVENTOUT	PB0	AF3
	PB0	AF7
	PB3~PB4	AF3
	PB9	AF3
	PB11~PB12	AF3
	PC0~PC4	AF3
	PF4~PF5	AF3

#### **RTC alternate function I/O remapping**

PC13 can be used as RTC TAMPER1 intrusion detection pin, RTC Timestamp, RTC output (RTC alarm, Wakeup event or calibration output (256Hz or 1Hz)).

PA0 can be used as RTC TAMPER2 intrusion detection pin.

PA10 or PB15 can be used as RTC REFCLKIN reference clock input pin.

121 / 585



#### Table 5-27 RTC Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
RTC_TS	PC13	AF1
RTC_TAMP1	PC13	AF2
RTC_TAMP2	PA0	AF9
DTC DEENI	PA10	AF11
RTC_REFIN	PB15	AF9
RTC_OUT	PC13	AF3

#### PVD RCC alternate function I/O remapping

#### Table 5-28 PVD Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
PVD_IN	PB7	AF10

#### **RCC** alternate function I/O remapping

#### Table 5-29 Rcc Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
MCO	PA8	AF5
МСО	PA9	AF11

#### OSC\_IN/OSC\_OUT alternate function I/O remapping

#### Table 5-30 OSC\_IN/OSC\_OUT Alternate Function I/O Remapping

Alternate Function	I/O	Remapping
OSC_IN	PA0	AF2
	PF0	AF0
OSC_OUT	PF1	AF0

#### Use OSC32\_IN/OSC32\_OUT pins as GPIO ports PC14/PC15

PC14~PC15 two pins can be used as GPIO mode or alternate function mode:

- PC14 and PC15 can be used for GPIO or LSE (OSC32\_IN, OSC32\_OUT) pins.
- Turn on the LSE function by setting the RCC\_LSCTRL.LSEEN and RCC\_LSCTRL.LSEBP bits.

#### Table 5-31 Osc32 Alternate Function Remapping

PC14 and PC15	Condition	PAD Mode Configure
GPIO mode	It can only be used in GPIO mode when the LSE is turned off and the 1.5V power supply is turned off without entering the low power mode (PD).	The mode of the GPIO is determined by the application
LSE crystal mode	RCC_LSCTRL.LSEEN bit is enabled, alternate mode is on	Analog function mode
LSE external clock mode	RCC_LSCTRL.LSEEN bit is disabled, RCC_LSCTRL.LSEBP is enabled, alternate mode is enabled	Input pull-down

The default is analog function mode; PC14 and PC15 decide which mode and I/O function they are in according to RCC\_LSCTRL.LSEEN, RCC\_LSCTRL.LSEBP, chip mode signal, GPIOx\_PMODE, GPIOx\_POTYPE and



GPIOx\_PUPD.

#### Remap OSC\_IN/OSC\_OUT alternate function

PF0 and PF1 can be used for GPIO or HSE (OSC\_IN, OSC\_OUT) pins and other analog or digital signal pins.

- Configure the mode of PF0/PF1 by setting registers such as GPIOF\_PMODE, GPIOF\_POTYPE and GPIOF\_PUPD.
- Remap the I/O alternate function of PF0/PF1 by setting the GPIOF\_AFL.AFSEL0 [3:0] bits and GPIOF AFL.AFSEL1[3:0] bits.
- Enable the HSE function by setting the RCC\_CTRL.HSEEN bit.

PF0	Condition	PAD Mode Configure	
GPIO mode	Configure general purpose output or input mode and GPIOF_PID	The mode of the GPIO is	
GP10 mode	and GPIOF_POD registers.	determined by the application	
HSE crystal mode or	Reset to analog input		
other analog alternate	HSE, OPA alternate mode	Analog function mode	
mode	HSE, OFA alternate mode		
HSE external clock or		Mada is determined by the	
other digital alternate	HSE clock, I2C1, USART1/2 alternate mode	Mode is determined by the	
mode		application	

#### ADC external trigger alternate function remapping

The external trigger source of ADC injection conversion and regular conversion supports remapping, see the AFIO\_CFG register.

#### Table 5-33 ADC External Trigger Injection Conversion Alternate Function Remapping

Alternate Function	ADC_ETRI = 0	$ADC\_ETRI = 1$
ADC external trigger injection conversion	ADC external trigger injection conversion is connected to EXTI (0-15), EXTIx can be selected by AFIO_CFG.EXTI_ETRI[3:0] configuration	ADC external trigger injection conversion is connected to TIM8_CH4

#### Table 5-34 ADC External Trigger Regular Conversion Alternate Function Remapping

Alternate Function	ADC_ETRR = 0	ADC_ETRR = 1
ADC external trigger injection conversion	ADC external trigger regular conversion is connected to EXTI (0-15), EXTIx can be selected by AFIO_CFG.EXTI_ETRI[3:0] configuration	ADC external trigger regular conversion is connected to TIM8_TRGO

#### TIM4\_CH2 alternate function I/O remapping

#### Table 5-35 TIM4\_CH2 Alternate Function Remapping

Alternate Function	TIM4CH2_RMP = 0	$TIM4CH2_RMP = 1$
TIM4_CH2	TIM4_CH2 is connected to PA7.	The LSI internal clock is connected to the input of TIM4_CH2 for
		calibration purposes

#### I2C IO Signal Dual Voltage Levels Configuration

The I/O voltage level signals of I2C support two configuration options: V<sub>DD</sub> voltage level or low level (signal level at 1.8V).



#### Table 5-36 Io Signal Dual Voltage Levels Configuration

I2C2_LV_EN	RW	1'b0	I2C2 I/O Signal Low-Level Enable: 0: V <sub>DD</sub> level enabled 1: Low level enabled
I2C1_LV_EN	RW	1'b0	<ul><li>I2C1 PAD Signal Low-Level Enable:</li><li>0: V<sub>DD</sub> level enabled</li><li>1: Low level enabled</li></ul>

### 5.2.6 I/O Configuration Of Peripherals

#### Table 5-37 ADC

ADC	PAD Configuration
ADC	Analog function mode

#### Table 5-38 PVD

PVD	PAD Configuration
PVD_IN	Analog function mode

#### Table 5-39 TIM1/TIM8

TIM Pin	Configuration	PAD Configuration Mode
	Channel x input capture	Alternate function push-pull
TIM1/8_CHx	Output compare channel x	Alternate function push-pull
TIM1/8_CHxN	Complementary output channel x	Alternate function push-pull
TIM1/8_BKIN	Brake input	Alternate function push-pull
TIM1/8_ETR	External trigger clock input	Alternate function push-pull

#### Table 5-40 Tim3 And Lptim

TIM3/4/LPTIM Pin	Configuration	PAD Configuration Mode
TIM3/4/LPTIM CHx	Input capture channel x	Alternate function push-pull
	Output compare channel x	Alternate function push-pull
TIM3/4/LPTIM_ETR	External trigger clock input	Alternate function push-pull

#### Table 5-41 CAN

CAN Pin	PAD Configuration Mode
CAN_TX	Alternate function push-pull
CAN_RX	Alternate function push-pull(no pull-down or pull-up)

#### Table 5-42 USART

USART Pin	Configuration	PAD Configuration
USADT- TY	full duplex mode	Alternate function push-pull
USARTx_TX	Half duplex mode	Alternate function open-drain
	Full duplex mode	Alternate function push-pull(no pull-down
USARTx_RX	r un duplex mode	or pull-up/pull-up)
	Half duplex mode	Unused, can be used as general I/O.
USARTx_CK	Synchronous mode	Alternate function push-pull



# nsing.com.sg

USART Pin	Configuration	PAD Configuration
USARTx_RTS	Hardware flow control	Alternate function push-pull
USARTx CTS	Hardware flow control	Alternate function push-pull(no pull-down
contra_cro		or pull-up/pull-up)

#### Table 5-43 LPUART

LPUART Pin	Configuration	PAD Configuration
LPUART_TX	Full duplex mode	Alternate function push-pull
LPUART_RX	Full duplex mode	Alternate function push-pull(no pull-down or pull-up/pull-up)
LPUART_RTS	Hardware flow control	Alternate function push-pull
LPUART_CTS	Hardware flow control	Alternate function push-pull(no pull-down or pull-up /pull-up)

#### Table 5-44 I2C

I2C Pin	Configuration	PAD Configuration
I2Cx_SCL	I2C clock	Alternate function open-drain
I2Cx_SDA	I2C data	Alternate function open-drain
I2Cx_SMBA	SMBA data	Alternate function open-drain

#### Table 5-45 SPI

SPI Pin	Configuration	PAD Configuration				
	Master mode	Alternate function push-pull				
SPIx_SCLK	Slave mode	Alternate function push-pull				
	Full duplex mode / Master mode	Alternate function push-pull				
	Full duplex mode / Slave mode	Alternate function push-pull(no pull-down				
SPIx_MOSI		or pull-up/pull-up)				
	Simple bidirectional data line / Master mode	Alternate function push-pull				
	Simple bidirectional data line / Slave mode	Unused, can be used as general I/O.				
	Full duplex mode / Master mode	Alternate function push-pull(no pull-down				
		or pull-up/pull-up)				
SPIx_MISO	Full duplex mode / Slave mode	Alternate function push-pull				
	Simple bidirectional data line / Master mode	Unused, can be used as general I/O.				
	Simple bidirectional data line / Slave mode	Alternate function push-pull				
	Hardware Master/ Slave mode	Alternate function push-pull(no pull-down				
	Hardware Master/ Slave mode	or pull-up/pull-up/pull-down)				
SDLy NSS		Alternate function push-pull (When acting				
SPIx_NSS	Hardware Master /NSS output enable	as the master, NSS can choose idle high				
		impedance or idle as 1)				
	Software mode	Unused, can be used as general I/O.				

#### Table 5-46 COMP

COMP Pin	PAD Configuration
COMP_OUT	Alternate function push-pull



COMP IN

Analog function mode

#### **Table 5-47 BEEPER**

BEEPER Pin	PAD Configuration
BEEPER_OUT	Alternate function push-pull
BEEPER_N_OUT	Alternate function push-pull

#### Table 5-48 Other

Pin	Alternate Function	PAD Configuration						
EVENTOUT	Event output	Alternate function push-pull						
DTC TAMDI/DTC TAMDI	Intrusion avant in mut	Alternate function push-pull						
RTC_TAMP1/RTC_TAMP2	Intrusion event input	Hardware forced pull-up						
RTC_TS	RTC timestamp	Alternate function push-pull						
RTC_REFIN	RTC reference clock input	Alternate function push-pull						
RTC_OUT	RTC output	Alternate function push-pull						
МСО	Clock output	Alternate function push-pull						
EVTL input line	External interment in part	Input floating or input with pull-up or input						
EXTI input line	External interrupt input	with pull-down						

### 5.2.7 GPIO Locking Mechanism

The locking mechanism is used to freeze the I/O configuration to prevent accidental changes. When a lock procedure is executed on a port bit, the configuration of the port cannot be changed until the next reset, refer to the port configuration lock register GPIOx\_PLOCK.

- Only after the GPIOx\_PLOCK.PLOCKK is operated in the correct sequence w1->w0->w1->r0 (where r0 must be),GPIOx\_PLOCK[16] will become 1; after that, it will only become 0 after a system reset.
- GPIOx\_PLOCK.PLOCK[15:0] can only be modified when GPIOx\_PLOCK.PLOCKK = 0 (that is, when unlocked).
- GPIOx\_PLOCK.PLOCK is only written simultaneously with non-zero GPIOx\_PLOCK.PLOCK[15:0], then the sequence w1->w0->w1->r0 is valid; During the sequence writing process, GPIOx\_PLOCK.PLOCK[15:0] remains unchanged.
- As long as GPIOx\_PLOCK.PLOCKK = 0, the bits of GPIOx\_PMODE/GPIOx\_POTYPE/GPIOx\_PUPD/ GPIOx AFL/GPIOx AFH can be modified, they are not affected by GPIOx PLOCK.PLOCK[15:0] configuration.
- GPIOx\_PLOCK.PLOCKK = 1, GPIOx\_PMODE/GPIOx\_POTYPE/GPIOx\_PUPD/GPIOx\_AFL/GPIOx\_AFH are controlled by GPIOx\_PLOCK.PLOCK[15:0]. Corresponding to GPIOx\_PLOCK.PLOCKy (y = 0...15) = 1, it is a lock configuration and cannot be modified; PLOCKy = 0, it can be modified.
- If the lock sequence operation is wrong, then it must be redone (w1-> w0-> w1-> r0) to initiate the lock operation again.

### **5.3 GPIO Registers**

All register operations must be performed in 32-bit words.

126 / 585



### 5.3.1 GPIO Register Overview

GPIOA base address: 0x40010800 GPIOB base address: 0x40010C00 GPIOC base address: 0x40011000 GPIOD base address: 0x40014000

GPIOF base address: 0x40011C00

#### **Table 5-49 GPIO Register Overview**

Offset	Regis	ter	31	8 8	67 67	27	26	25	24	23	21	20	19	18	11	16	15	14	13	12	£	10	6	80	7	9	5	4	e	2	-	0
	•		15	:	4	ę	2	12		7	10		6		89		5		9		5		4		ŝ		5		5.			
	GPIOx_PMODE	x=A,B,C,D,F	PMODE15	[U:L]	PMODE14 [1:0]	PMODE13	[1:0]	PMODE12	[ <u>a</u> ]	PMODE11 [1:0]	PMODE10	[1:0]	PMODE9	[1:0]	PMODE8	[n:1]	PMODE7	[1:0]	<b>PMODE6</b>	[1:0]	PMODE5	[1:0]	PMODE4	[1:0]	PMODE	[1:0]	PMODE2	[1:0]	PMODE1	[1:0]	<b>PMODE0</b>	[1:0]
000h		x=A	1	1 1	(	) 1	0	1	1	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0
	Reset Value	x=B,C	1	1 1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
		x=D x=F							Rese	erved			Reser	rved			1	1	1	1	1	1	1	1	Rese	erved	1	1	1	Rese 1	rved 0	0
		A=1							11030	51 ¥60							· ·	4					- 6	-								
004h	GPIOx_POTYPE							F	eser	ved						_	POT15	POT14	POT13	POT12	POT11	POT10	POT9	POT8	POT7	POT6	POT5	POT4	POT3	POT2	POT1	POT0
	Reset Value	x=A,B,C x=D												Ro	served		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 Rese	0 hevor
	TROSET VAILUE	x=D x=F										Reser	/ed	110	301700										0	0	0	0		0	0	0
	GPIOx_SR	x=A,B,C,D,F															SR15	SR16	SR17	SR18	SR19	SR20	121	122	SR23	SR24	SR25	SR26	27	SR28	SR29	SR30
	GPIUX_SR							F	eser	ved						L						SR	SR21	SR22		_			SR27			
008h		x=A,B,C															1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Reset Value	x=D x=F										Deeer	d	Re	served										1	1	1	1		1	Rese 1	rved 1
		X-F	5		4	1	с.	2	Т	~		Reser				-				_		.										
	GPIOx_PUPD	x=A,B,C,D,F	PUPD15		PUPD14		PUPD13	PUPD12		PUPD11	PUPD10		PUPD9	5	PUPD8		PI IPD7	5	analia	5	PLIPDS	5		5		LULU		LULUZ			DUPDO	
00Ch		x=A	0	0 1	(	) ()	1	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Report Value	x=B,C	0	0 0	) (	) 0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Reset Value	x=D											Reser	rved													0	0		Rese		
		x=F						F	eser	ved							0	0	0	0	0	0	0	0	Rese	erved	0	0	0	0	0	0
	GPIOx_PID	x=A,B,C,D,F						F	eser	ved							PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8	PID7	PID6	PID5	PID4	PID3	PID2	PID1	PID0
010h		x=A,B,C															0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Reset Value	x=D												Re	served													0	Rese			
		x=F										Reser	/ed				10	+	~	~	_		- 1		0	0	0	0		0	0	0
04.45	GPIOx_POD	x=A,B,C,D,F						F	eser	ved							POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0
014h		x=A,B,C															0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Reset Value	x=D										Deeer	(ad	Re	served										0	0	0	0		0	Rese	
		x=F	5	4 0	2 0	- I v	0		~	<b>N</b> (0)		Reser	- 1	~	_ [		2	4	<u>е</u>	2	-	0	_		0	0	0	0		0	0	0
018h	GPIOx_PBSC	x=A,B,C,D,F		PBC14			PBC10			PBC7			PBC3				PBS15		PBS13	PBS12	PBS11	PBS10	PBS9	PBS8	PBS7	PBS6	PBS5	PBS4	PBS3	PBS2	PBS1	PBS0
01011	Report Value	x=A,B,C	0	0 0	0	) 0	0		0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Reset Value	x=D x=F			R	eserveo		eserved	1	0 0	0	0	_	0	0	0				Rese		serve	eu .		0	0	0	0		0	Resei 0	0
											<u> </u>	<u> </u>				_	PLOCK15	PLOCK14	PLOCK13	PLOCK12		PLOCK10	ŝ	CK8					ŝ			
	GPIOx_PLOCK	x=A,B,C,D,F														PLOCKK	LOC	LOC	LOC	LOC	PLOCK11	LO	PLOCK9	PLOCK8	PLOCK7	PLOCK6	PLOCK5	PLOCK4	PLOCK3	PLOCK2	PLOCK1	PLOCK0
01Ch		x=A,B,C						Res	erveo	đ						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Reset Value	x=A,B,C x=D														0	U	U	U	U	U		eserve		U	U	U	U	U	0	Rese	
		x=F														0				Rese	rved				0	0	0	0		0	0	0
	GPIOx_AFL	x=A,B,C,D,F	AF	SEL7[3	3:01		AFSEL	6[3:01	Τ	AFSF	L5[3:0]		A	.FSEL4	4[3:01		А	FSEL	3[3:0]		А	FSEI	2[3:0]		Ļ	AFSEL	1[3:0	1	۵	FSEI	0[3:0]	
0001		x=A,B,C			-	1	1			1 1		1	1			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		1
020h	Reset Value	x=A,B,C x=D		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								1	1	1	1		1	1	1	1	1	1		1	Rese		1	1	-			
		x=B	1	1 1	1	1	1	1	1	1 1	r - r	1	1	1	1	1		Rese	rved		1	1	1	1	1	1	1	1	1	1	1	1
	GPIOx AFH	x=A,B,C,D,F		SEL15			AFSEL		T		13[3:0]			SEL1				FSEL1		1			10[3:0]			AFSEL					8[3:0]	
										-		_				1								_			-					
024h		x=A x=B,C		1 1 1 1		-	0		_	0 0		-	1 1	1		1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Reset Value	x=b,C					1 1		<u>·                                     </u>	· [ ]	- 1	<u> </u>	<u>·  </u>	- 1				<u> </u>					<u> </u>		1		1			1		-
		x=F													R	Reser	ved															
028h	GPIOx_PBC	x=A,B,C,D,F						F	eser	ved							PBC15	PBC14	PBC13	PBC12	PBC11	PBC10	PBC9	PBC8	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
	Reset Value	x=A,B,C															0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
														_	_																	_



Offset	Regis	ter	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	З	2	1	0
		x=D														R	eserve	ed														0	Rese	erved
		x=F												Rese	erved												0	0	0	0		0	0	0
	GPIOx_DS	x=A,B,C,D,F								Rese	erved								DS15	DS14	DS13	DS12	DS11	DS10	6SQ	DS8	DS7	DS6	DS5	DS4	DS3	DS2	DS1	DS0
02Ch		x=A,B,C																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Reset Value	x=D														R	eserve	ed														0	Rese	erved
		x=F												Rese	erved												0	0	0	0		0	0	0

## 5.3.2 GPIO Port Mode Description Register (GPIOx\_PMODE)

#### Offset address : 0x00

Reset value : 0xEBFF FFFC (x=A); 0xFFFF FFFF (x=B,C,D); 0xFFFF FFFC (x=F)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PMODE1	5[1:0]	PMOD	E14[1:0]	PMOD	E13[1:0]	PMODI	E12[1:0]	PMODE	211[1:0]	PMODI	E10[1:0]	PMOD	E9[1:0]	PMOD	E8[1:0]
rw		r	w	lr	w	lr	w	rv	v	r	ı w	lr	w	ا I	v
15	14	13	12		10	9	8	7	6	5	4	3	2	1	0
PMODE7	7[1:0]	PMOD	E6[1:0]	PMOD	E5[1:0]	PMOD	E4[1:0]	PMOD	E3[1:0]	PMOD	E2[1:0]	PMOD	E1[1:0]	PMOD	E0[1:0]
rw		r	w	r	w	r	w	rv	N	r	w	r	w	rv	v

Bit Field	Name	Description
31:30	PMODEy[1:0]	Mode of port GPIOx (x = A,B,C,D,F) pin PINy:
29:28		00: Input mode
27:26		01: General output mode
25:24		10: Alternate function mode
23:22		11: Analog function mode
21:20		<i>Note:</i> when $x = A, B, C, y = 015$ ;
19:18		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
17:16		only;
15:14		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
13:12		bits are read-only.
11:10		
9:8		
7:6		
5:4		
3:2		
1:0		

## **5.3.3** GPIO Port Type Definition (GPIOx\_POTYPE)

Offset address : 0x04

Reset value : 0x0000 0000 (x=A,B,C,D,F)

31															16
							Rese	erved					•		
	1	1	1	1	1	L	1	1	1	I		1	1	I	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
POT15	POT14	POT13	POT12	POT11	POT10	POT9	POT8	POT7	POT6	POT5	POT4	POT3	POT2	POT1	POT0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw




Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	РОТу	Output type of port GPIOx ( $x = A,B,C,D,F$ ) pin PINy:
		0: Output push-pull mode (state after reset)
		1: Output open-drain mode
		<i>Note:</i> when $x = A, B, C, y = 015$ ;
		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
		only;
		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
		bits are read-only.

### 5.3.4 GPIO Slew Rate Configuration Register (GPIOx\_SR)

Offset address : 0x08

Reset value : 0x0000 FFFF (x=A,B,C,D,F)



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	SRy	Slew rate configuration bits for port GPIOx (x = A,B,C,D,F) pin PINy
		0: Fast slew rate
		1: Slow slew rate
		<i>Note:</i> when $x = A, B, C, y = 015$ ;
		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
		only;
		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
		bits are read-only.

### 5.3.5 GPIO Port Pull-up/Pull-down Register (GPIOx\_PUPD)

#### Offset address : 0x0C

Reset value : 0x2400 0000 (x=A); 0x0000 0000 (x=B,C,D,F)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPD15[	[1:0]	PUPD1	4[1:0]	PUPD	13[1:0]	PUPD	12[1:0]	PUPD	11[1:0]	PUPD	10[1:0]	PUPD	9[1:0]	PUPD	8[1:0]
rw 15	14	rw 13	v 12		v 10	rv 0	N Q	. r 7	w 6	r 5	w 4	г 2	w 2	г 1	w
PUPD7[]		PUPD	5[1:0]	PUPD		PUPD	4[1:0]	PUPE	3[1:0]	PUPE	2[1:0]	PUPD	1[1:0]	PUPD	0[1:0]
rw	ľ	rw	v	r	N	rv	w	r	w	r	w	r	W	r	w



Bit Field	Name	Description
31:30	PUPDy[1:0]	Pull-up and pull-down mode of port GPIOx (x = A,B,C,D,F) pin PINy:
29:28		00: no pull-up/pull-down
27:26		01: Pull up
25:24		10: Pull down
23:22		11: Reserved
21:20		<i>Note:</i> when $x = A, B, C, y = 015$ ;
19:18		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
17:16		only;
15:14		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
13:12		bits are read-only.
11:10		
9:8		
7:6		
5:4		
3:2		
1:0		

## 5.3.6 GPIO Port Input Data Register (GPIOx\_PID)

Offset address : 0x10

Reset value : 0x0000 0000 (x=A,B,C,D,F)

31															16
	•	•		•			Rese	rved			•		•		
	1														<u></u>
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8	PID7	PID6	PID5	PID4	PID3	PID2	PID1	PID0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	PIDy	Input data of port GPIOx (x = A,B,C,D,F) pin PINy
		These bits are read-only, and the read value is the state of the corresponding I/O port.
		<i>Note:</i> when $x = A, B, C, y = 015$ ;
		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
		only;
		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
		bits are read-only.

## 5.3.7 GPIO Port Output Data Register (GPIOx\_POD)

Offset address : 0x14

Reset value : 0x0000 0000 (x=A,B,C,D,F)

130 / 585



31	-														16
		I	I	1			Rese	rved		I	1	I	I		1
	1	1	1				1			1		1	1	I	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	PODy	Output data of port GPIOx (x = A,B,C,D,F) pin PINy
		These bits are readable or writable by software, and the corresponding POD bits can
		be independently set/cleared.
		<i>Note:</i> when $x = A, B, C, y = 015$ ;
		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
		only;
		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
		bits are read-only.

## 5.3.8 GPIO Port Bit Set/Clear Register (GPIOx\_PBSC)

Offset address : 0x18

Reset value : 0x0000 0000 (x=A,B,C,D,F)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PBC15	PBC14	PBC13	PBC12	PBC11	PBC10	PBC9	PBC8	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
w 15	w 14	w 13	w 12	w 11	w 10	w 9	w 8	w 7	w 6	w 5	w 4	w 3	w 2	w 1	w 0
PBS15	PBS14	PBS13	PBS12	PBS11	PBS10	PBS9	PBS8	PBS7	PBS6	PBS5	PBS4	PBS3	PBS2	PBS1	PBS0
w	w	w	w	w	W	w	w	w	w	w	w	w	w	w	w

Bit Field	Name	Description
31:16	PBCy	Clear bit y of port GPIOx ( $x = A,B,C,D,F$ )
		These bits can only be written.
		0: Does not affect the corresponding PODy bit
		1: Clear the corresponding PODy bit to 0
		Note: If the corresponding bits of PBSy and PBCy are set at the same time, the PBSy
		bit works.
		<i>Note:</i> when $x = A, B, C, y = 015$ ;
		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
		only;
		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
		bits are read-only.
15:0	PBSy	Set bit y of port GPIOx $(x = A, B, C, F)$
		These bits can only be written.
		0: Does not affect the corresponding PODy bit
		1: Set the corresponding PODy bit to 1



Bit Field	Name	Description
		<i>Note:</i> when $x = A, B, C, y = 015$ ;
		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
		only;
		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
		bits are read-only.

## 5.3.9 GPIO Port Configuration Lock Register (GPIOx\_PLOCK)

Offset address : 0x1C

Reset value : 0x0000 0000 (x=A,B,C,D,F)

31				-		-	-				-		-	17	16
						1	Reserved								PLOCKK
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	rw 0
PLOCK15	PLOCK14	PLOCK13	PLOCK12	PLOCK11	PLOCK10	PLOCK9	PLOCK8	PLOCK7	PLOCK6	PLOCK5	PLOCK4	PLOCK3	PLOCK2	PLOCK1	PLOCK0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:17	Reserved	Reserved, the reset value must be maintained
16	PLOCKK	Lock key
		This bit can be read at any time, it can only be modified by the lock key write
		sequence.
		0: Port configuration lock key is not active
		1: The port configuration lock key bit is activated, and the GPIOx_PLOCK register is
		locked before the next system reset.
		Lock key write sequence:
		write 1 -> write 0 -> write 1 -> read 0 -> (read 1)
		The last read 1 can be omitted, but can be used to confirm that the lock key has been
		activated.
		Note: The value of PLOCK[15:0] cannot be changed while operating the lock key
		write sequence. Any errors in the operation lock key write sequence will not activate
		the lock key.
15:0	PLOCKy	Configuration lock bit for port GPIOx (x = A,B,C,D,F) pin PINy
		These bits are readable and writable but can only be written when the PLOCKK bit is
		0.
		0: Do not lock the configuration of the port
		1: Lock the configuration of the port
		<i>Note:</i> when $x = A, B, C, y = 015$ ;
		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
		only;
		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
		bits are read-only.



### 5.3.10 GPIO Alternate Function Low Register (Gpiox\_AFL)

Offset address : 0x20

Reset value : 0xFFFF FFFF (x=A,B,C,D,F)

31			28	27			24	23			20	19			16
	AFSE	L7[3:0]			AFSEL	.6[3:0]			AFSEI	.5[3:0]			AFSEI	L4[3:0]	
15	r	w	12	11	rv	v	8	7	rv	v	4	3	r	w	0
	AFSE	L3[3:0]			AFSEL	.2[3:0]			AFSEI	.1[3:0]	1		AFSEI	L0[3:0]	
	r														

Bit Field	Name	Description
31:28	AFSELy[3:0]	Alternate function configuration bits for port GPIOx (x = A,B,C,D,F) pins PINy (y =
27:24		07)
23:20		0000: AF0
19:16		0001: AF1
15:12		0010: AF2
11:8		0011: AF3
7:4		0100: AF4
3:0		0101: AF5
		0110: AF6
		0111: AF7
		1000: AF8
		1001: AF9
		1010: AF10
		1011: AF11
		1100: AF12
		1101: AF13
		1110: AF14
		1111: AF15
		<i>Note:</i> when $x = A, B, C, y = 07$ ;
		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
		only;
		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
		bits are read-only.

## 5.3.11 GPIO Alternate Function High Register (GPIOx\_AFH)

Offset address : 0x24

Reset value : 0xF00F FFFF (x = A); 0xFFFF FFFF (x = B,C,D,F)

133 / 585



## nsing.com.sg

31			28	27			24	23		20	19			16
	AFSEL	.15[3:0]	1		AFSEL	14[3:0]	1		AFSEL13[3:0]			AFSEL	12[3:0]	
15	rw 12			11	rv	w	8	7	rw	4	3	rv	v	0
	AFSEL	.11[3:0]			AFSEL	10[3:0]			AFSEL9[3:0]			AFSEL	.8[3:0]	

Bit Field	Name	Description
31:28	AFSELy[3:0]	Alternate Function Configuration Bits for Port GPIOx (x = A,B,C,D,F) Pins PINy (y
27:24		= 815)
23:20		0000: AF0
19:16		0001: AF1
15:12		0010: AF2
11:8		0011: AF3
7:4		0100: AF4
3:0		0101: AF5
		0110: AF6
		0111: AF7
		1000: AF8
		1001: AF9
		1010: AF10
		1011: AF11
		1100: AF12
		1101: AF13
		1110: AF14
		1111: AF15
		<i>Note:</i> when $x = A, B, C, y = 815$ ;
		When $x = D$ , F, all bits are reserved, and the reserved bits are read-only;

## 5.3.12 GPIO Port Bit Clear Register (GPIOx\_PBC)

Offset address : 0x28

#### Reset value : 0x0000 0000 (x=A,B,C,D,F)

31				-											16
	Reserved														
	1														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PBC15	PBC14	PBC13	PBC12	PBC11	PBC10	PBC9	PBC8	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

Bit Field	Name	Description				
31:16	Reserved	Reserved, the reset value must be maintained				
15:0	РВСу	Clear bit y of port GPIOx (x = A,B,C,D,F)				
		These bits can only be written.				
	0: No effect on the corresponding PODy bit					



Bit Field	Name	Description				
		1: Clear the corresponding PODy bit to 0				
		<i>Note:</i> when $x = A, B, C, y = 015$ ;				
		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-				
		only;				
		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved				
	bits are read-only.					

### 5.3.13 GPIO Driver Strength Configuration Register (GPIOx\_DS)

Offset address : 0x2C

Reset value : 0x0000 0000 (x=A,B,C,D,F)

31	-														16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DS15	DS14	DS13	DS12	DS11	DS10	DS9	DS8	DS7	DS6	DS5	DS4	DS3	DS2	DS1	DS0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	DSy	Drive capability configuration bits for port GPIOx (x = A,B,C,D,F) pins PINy
		0: High drive capability (16mA(5V)/8mA(3.3V)/4mA(1.8V))
		1: Low drive capability (8mA(5V)/4mA(3.3V)/2mA(1.8V)
		<i>Note:</i> when $x = A, B, C, y = 015$ ;
		When $x = D$ , $y = 2$ , the remaining bits are reserved, and the reserved bits are read-
		only;
		When $x = F$ , $y = 0$ , 1, 2, 4, 5, 6, 7, the remaining bits are reserved, and the reserved
		bits are read-only.

## **5.4 AFIO Registers**

### 5.4.1 AFIO Register Overview

AFIO base address: 0x40010000

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	9	5	4	3	2	-	0
000h	AFIO_CFG	Reserved	12C2_LV_EN	12C1_LV_EN	TIM4CH2_RMP	R	eserve	ed	SPI3_NSS	SP12_NSS	SPI1_NSS	Reserved	ADC_ETRI	ADC_ATRR	I	EXTI_ [3:		I	I	EXTI_ [3	_ETRI :0]	ર		Reserved									
	Reset Value		0	0	0				0	0	0		0	0	0	0	0	0	0	0	0	0											
008h	AFIO_EXTI_CFG1		Reserved													E		3_CF0 6:0]	G	E	XTI2 [3:	_CFC 0]	í	Е	XTI1 [3:	_CFC 0]	ì	E	XTI0 [3:0		ł		
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00Ch	AFIO_EXTI_CFG2									Reserved								E		7_CF0 6:0]	G	F	XTI6 [3:	_CFC 0]	47	Е	XTI5 [3:	_CFC 0]	ť	Е	XTI4 [3:(		ł
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
010h	AFIO_EXTI_CFG3	Reserved										-					XTI10 [3:	0_CF0 0]	G	Е	XTI9 [3:	_CFC 0]	í	E	XTI8 [3:0		ł						



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	٢	9	5	4	3	2	1	0
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
014h	AFIO_EXTI_CFG4								Rese	rved								E		5_CF :0]	G	E	XTII [3	4_CF :0]	G	E		3_CF :0]	G	E		2_CF :0]	G
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 5.4.2 AFIO Configuration Register (AFIO\_CFG)

Offset address : 0x00

Reset value : 0x0000 0000

31	30	29	28	27		25	24	23	22	21	20	19	18	16
Reserved	I2C2_LV _EN	I2C1_LV _EN	TIM4CH2 _RMP		Reserved		SPI3_NSS	SPI2_NSS	SPI1_NSS	Reserved	ADC _ETRI	ADC _ETRR	EXTI_E	TRI[3:0]
	rw	rw	rw				rw	rw	rw		rw	rw	r	w
15	14			11	10									0
EXTI_ETRI [3:0]		EXTI_E	FRR[3:0]							Reserved				
rw		r	w											

Bit Field	Name	Description
31	Reserved	Reserved, the reset value must be maintained
30	I2C2_LV_EN	I2C2 I/O Signal Low-Level Enable:
		0: V <sub>DD</sub> level enabled
		1: Low level enabled
29	I2C1_LV_EN	I2C1 I/O Signal Low-Level Enable:
		0: V <sub>DD</sub> level enabled
		1: Low level enabled
28	TIM4CH2_RMP	TIM4 Channel 2 Internal Remapping: This bit can be set to '1' or '0' by
		software. It controls the internal mapping of TIM4_CH2. 0: TIM4_CH2
		is connected to PA7 1: LSI internal clock is connected to TIM4_CH2
		input for calibration of LSI Reserved, must be kept at reset value.
27:25	Reserved	Reserved, the reset value must be maintained
24	SPI3_NSS	NSS mode selection bit of SPI3 (NSS is configured in AFIO push-pull
		mode).
		0: NSS is high impedance when idle
		1: NSS is high level when idle
23	SPI2_NSS	NSS mode selection bit of SPI2 (NSS is configured in AFIO push-pull
		mode).
		0: NSS is high impedance when idle
		1: NSS is high level when idle
22	SPI1_NSS	NSS mode selection bit of SPI1 (NSS is configured in AFIO push-pull
		mode).
		0: NSS is high impedance when idle
		1: NSS is high level when idle
21	Reserved	Reserved, the reset value must be maintained
20	ADC_ETRI	ADC injection conversion external trigger remapping
		This bit can be set to '1' or '0' by software. It controls the trigger input
		connected to the external trigger for ADC injection conversion.






Bit Field	Name	Description
		0: ADC injection conversion external trigger is connected to EXTI (0-15)
		1: ADC injection conversion external trigger is connected to TIM8_CH4.
19	ADC_ETRR	ADC rugular conversion external trigger remapping
		This bit can be set to '1' or '0' by software. It controls the trigger input
		connected to the ADC rugular conversion external trigger.
		0: ADC rugular conversion external trigger is connected to EXTI (0-15)
		1: The ADC rugular conversion external trigger is connected to
		TIM8_TRGO.
18:15	EXTI_ETRI[3:0]	Select EXTI Line injection to convert external trigger remapping
		0000: select EXTI0 injection conversion external trigger
		0001: Select EXTI1 injection to convert external trigger
		1111: Select EXTI15 injection conversion external trigger
14:11	EXTI_ETRR[3:0]	Select EXTI Line rugular to convert external trigger remapping
		0000: Select EXTI0 rugular to convert external trigger
		0001: Select EXTI1 rugular to convert external trigger
		1111: Select EXTI15 rugular to convert external trigger
10:0	Reserved	Reserved, the reset value must be maintained

### 5.4.3 AFIO External Interrupt Configuration Register 1 (AFIO\_EXTI\_CFG1)

Offset address : 0x08

Reset value : 0x0000 0000



Bit Field	Name	Description						
31:30	Reserved	Reserved, the reset value must be maintained						
15:0	EXTIx_CFG[3:0]	EXTIx configuration ( $x = 03$ )						
		These bits are readable and writable by software and are used to select the input						
		source for the EXTIx external interrupt.						
		EXTI0 configuration:						
		0000: PA0 pin 0001: PB0 pin 0010: reserved						
		0101: PF0 pin Other: reserved						
		EXTI1 configuration:						
		0000: PA1 pin 0001: PB1 pin 0010: reserved						
		0101: PF1 pin Other: reserved						
		EXTI2 configuration:						
		0000: PA2 pin 0001: PB2 pin 0010: reserved						



Bit Field	Name	Description
		0101: PF2 pin Other: reserved
		EXTI3 configuration:
		0000: PA3 pin 0001: PB3 pin 0010: reserved
		0101: reserved Other: reserved

## 5.4.4 AFIO External Interrupt Configuration Register 2 (AFIO\_EXTI\_CFG2)

Offset address : 0x0C

Reset value : 0x0000 0000

31															16
		I	I	I		I	Rese	erved			I	I			
	1	1	1			1				l	1	1	11		]
15															
15			12	11			8	7			4	3			0
15	EXTI7_C	CFG[3:0]	12	11	EXTI6_C	CFG[3:0]	8	7	EXTI5_0	CFG[3:0]	4	3	EXTI4_C	CFG[3:0]	0

Bit Field	Name	Description						
31:30	Reserved	Reserved, the reset value must be maintained						
15:0	EXTIx_CFG[3:0]	EXTIx configuration ( $x = 47$ )						
		These bits are readable and writable by software and are used to select the input						
		source for the EXTIx external interrupt.						
		EXTI4 configuration:						
		0000: PA4 pin 0001: PB4 pin 0010: reserved						
		0101: reserved Other: reserved						
		EXTI5 configuration:						
		0000: PA5 pin 0001: PB5 pin 0010: reserved						
		0101: reserved Other: reserved						
		EXTI6 configuration:						
		0000: PA6 pin 0001: PB6 pin 0010: reserved						
		0101: PF6 pin Other: reserved						
		EXTI7 configuration:						
		0000: PA7 pin 0001: PB7 pin 0010: reserved						
		0101: PF7 pin Other: reserved						

## 5.4.5 AFIO External Interrupt Configuration Register 3 (AFIO\_EXTI\_CFG3)

Offset address : 0x10

Reset value : 0x0000 0000

31	_														16
	1	1	I	I	1		Rese	rved			1	I			
	1	1	1	1	1	1			I I I I I I I I I I I I I I I I I I I		1	1		I	
15			12	11			8	7			4	3			0
	EXTI11	CFG[3:0]	1			CFG[3:0]			EXTI9_C	CFG[3:0]			EXTI8_C	CFG[3:0]	
		w				w			rv				rv	·	

138 / 585






Bit Field	Name	Description						
31:30	Reserved	Reserved, the reset	Reserved, the reset value must be maintained					
15:0	EXTIx_CFG[3:0]	EXTIx configuration ( $x = 811$ )						
		These bits are read	dable and writable	by software and are used to select the input				
		source for the EX	TIx external interru	upt.				
		EXTI8 configurat	ion:					
		0000: PA8 pin	0001: PB8 pin	0010: reserved				
		0101: reserved	Other: reserved					
		EXTI9 configurat	ion:					
		0000: PA9 pin	0001: PB9 pin	0010: reserved				
		0101: reserved	Other: reserved					
		EXTI10 configura	ation:					
		0000: PA10 pin	0001: PB10 pin	0010: reserved				
		0101: reserved	Other: reserved					
		EXTI11 configuration:						
		0000: PA11 pin	0001: PB11 pin	0010: reserved				
		0101: reserved	Other: reserved					

## 5.4.6 AFIO External Interrupt Configuration Register 4 (AFIO\_EXTI\_CFG4)

Offset address : 0x14

Reset value : 0x0000 0000



Bit Field	Name	Description					
31:30	Reserved	Reserved, the reset value must be maintained					
15:0	EXTIx_CFG[3:0]	EXTIx configuration ( $x = 1215$ )					
		These bits are readable and writable by software and are used to select the input					
		source for the EXTIx external interrupt.					
		EXTI12 configuration:					
		0000: PA12 pin 0001: PB12 pin 0010: reserved					
		0101: reserved Other: reserved					
		EXTI13 configuration:					
		0000: PA13 pin 0001: PB13 pin 0010: PC13 pin					
		0101: reserved Other: reserved					
		EXTI14 configuration:					
		0000: PA14 pin 0001: PB14 pin 0010: PC14 pin					
		0101: reserved Other: reserved					
		EXTI15 configuration:					
		0000: PA15 pin 0001: PB15 pin 0010: PC15 pin					



# nsing.com.sg

Bit Field	Name	Description
		0101: reserved Other: reserved



# **6 Interrupts and Events**

## 6.1 Nested Vectored Interrupt Controller

#### Features

- 32 maskable interrupt channels (excluding 16 Cortex<sup>®</sup>-M0 interrupt lines);
- 4 programmable priorities (using 2 interrupt priorities);
- Low latency exception and interrupt handling;
- Power management control;
- The implemention of system control register;

The nested vectored interrupt controller (NVIC) is closely linked to the processor core, enabling low latency interrupt processing and efficient processing of late interrupts. The nested vectored interrupt controller manages interrupts including core exceptions.

### 6.1.1 Systick calibration value Register

The system tick calibration value is fixed at 6000. When the system tick clock is set to 6MHz (the maximum value of HCLK/8), 1ms time base is generated.

### 6.1.2 Interrupt and Exception Vectors

Position	Priority	Priority Type	Name	Description	Address
-	-	-	-	Reserved	0x0000 0000
-	-3	Fixed	Reset	Reset	0x0000 0004
-	-2	Fixed	NMI	Non-maskable interrupt.RCC clock security system (CSS) is connected to the NMI vector.	0x0000 0008
-	-1	Fixed	HardFault	All types of errors (fault)	0x0000 000C
-	3	Settable	SVCall	System services invoked by SWI directives	0x0000 002C
-	5	Settable	PendSV	System service requests that can be pending	0x0000 0038
-	6	Settable	SysTick	System tick timer	0x0000 003C
0	7	Settable	WWDG	Window watchdog interrupt	0x0000 0040
1	8	Settable	PVD	PVD interrupt connected to EXTI line 16	0x0000 0044
2	9	Settable	RTC	RTC interrupt connected to EXTI lines 17, 19 and 20	0x0000 0048
3	10	Settable	MMU	MMU global interrupt	0x0000 004C
4	11	Settable	FLASH	Flash global interrupt	0x0000 0050
5	12	Settable	RCC	RCC global interrupt	0x0000 0054

#### Table 6-1 Vector Table

# nsing.com.sg



Position	Priority	Priority Type	Name	Description	Address
6	13	Settable	EXTI0_1	The EXTI line [1:0] interrupt	0x0000 0058
7	14	Settable	EXTI2_3	The EXTI line [3:2] interrupt	0x0000 005C
8	15	Settable	EXTI4_15	The EXTI line [15:4] interrupt	0x0000 0060
9	16	Settable	Reserved	Reserved	0x0000 0064
10	17	Settable	SAC	SAC interrupt	0x0000 0068
11	18	Settable	DMA_CH1_2_3_4	DMA channel 1/2/3/4 interrupt	0x0000 006C
12	19	Settable	DMA_CH5_6_7_8	DMA channel 5/6/7/8 interrupt	0x0000 0070
13	20	Settable	TIM1_BRK_UP_TRG_COM	TIM1 brakes, updates, triggers and communication interrupt	0x0000 0074
14	21	Settable	TIM1_CC	TIM1 capture comparison interrupt	0x0000 0078
15	22	Settable	CAN	CAN interrupt	0x0000 007C
16	23	Settable	TIM3	TIM3 global interrupt	0x0000 0080
17	24	Settable	TIM4	TIM4 global interrupt	0x0000 0084
18	25	Settable	TIM8_BRK_UP_TRG_COM	TIM8 brakes, updates, triggers and communication interrupt	0x0000 0088
19	26	Settable	TIM8_CC	TIM8 capture comparison interrupt	0x0000 008C
20	27	Settable	LPTIM/TIM6	LPTIM (connected to EXTI line 23) /TIM6 global interrupt	0x0000 0090
21	28	Settable	ADC	ADC global interrupt	0x0000 0094
22	29	Settable	SPI2/SPI3	SPI2/SPI3 global interrupt	0x0000 0098
23	30	Settable	I2C1	I2C1 global interruption	0x0000 009C
24	31	Settable	I2C2	I2C2 global interrupt	0x0000 00A0
25	32	Settable	SPI1	SPI1 global interrupt	0x0000 00A4
26	33	Settable	HDIV/SQRT	Divider/square operator global interrupt	0x0000 00A8
27	34	Settable	RAMC_ERR	RAMC_ERR global interrupt	0x0000 00AC
28	35	Settable	USART1/USART2	USART1/USART2 global interrupt	0x0000 00B0
29	36	Settable	LPUART1/LPUART2	LPUART1/LPUART2 global interrupt (connected to EXTI line 22)	0x0000 00B4
30	37	Settable	UART5/ UART6	UART5/ UART6 global interrupt	0x0000 00B8
31	38	Settable	COMP1/COMP2/COMP3	COMP1(connected to EXTI line 18) /COMP2/COMP3 interrupt	0x0000 00BC



## 6.2 Extended Interrupt/Event Controller (EXTI)

### 6.2.1 Introduction

The extended interrupt/event controller contains 24 edge detection circuits that trigger interrupt/event triggers. Each input line can be independently configured with pulse or pending input types, and three trigger event types including rising edge, falling edge or double edges, which can also be independently masked. Interrupt requests that hold the state line in the pending register can be cleared by writing '1' in the corresponding bit of the pending register.


### 6.2.2 Main Features

The main features of EXTI controller are as follows:

- Supports 24 software int errupt/event requests
- Interrupts/events corresponding to each input line can be configured to trigger or mask independently
- Each interrupt line has an independent state bit
- Support for pulse or pending input types
- 3 trigger events are supported: rising edge, falling edge, and double edges
- Can wake up MUC to exit low power mode







#### Figure 6-1 Extenal Interrupt/Event Controller Block Diagram

#### 6.2.3 Functional Description

The EXTI contains 24 interrupt lines, 16 lines from I/O pins and 8 lines from internal modules. To trigger interrupts, the NVIC interrupt channel of the extended interrupt controller must be configured to enable the appropriate interrupt lines. Select rising edge, falling edge, or double edges trigger event types by edge trigger configuration registers EXTI\_RT\_CFG and EXTI\_FT\_CFG, and write '1' to the corresponding bit of interrupt masking register EXTI\_IMASK to allow interrupt requests. When a preset edge trigger polarity is detected on the external interrupt line, an interrupt request is generated and the corresponding bit is set to '1'. Writing '1' to the corresponding bit of the pending register clears the interrupt request.

To generate events, the corresponding event line must be configured and enabled. According to the desired edge detection polarity, set up the rise/fall edge trigger configuration register, while writing '1' in the corresponding bit of the event masking register to allow interrupt requests. When a preset edge occurs on an event line, an event request pulse is generated and the corresponding pending bit is not set to '1'.

In addition, interrupt/event requests can also be generated by software by writing a '1' in the software interrupt/event register.


• Hardware interrupt configuration, select and configure 24 lines as interrupt sources as required:



- Configure the mask bit (EXTI\_IMASK) for 24 interrupt lines.
- Configure the Trigger Selection bits of the selected interrupt line(EXTI\_RT\_CFG and EXTI\_FT\_CFG);
- Configure the enable and mask bits of the NVIC interrupt channel corresponding to the extended interrupt controller so that the requests in the 24 interrupt lines can be correctly responded to.
- Hardware event configuration: Select 24 lines as event sources as required:
  - Configure the mask bit (EXTI\_EMASK) for 24 event lines.
  - Configure the Trigger Selection bits for the selected event line (EXTI\_RT\_CFG and EXTI\_FT\_CFG).
- Software interrupt/event configuration, select 24 lines as software interrupt/event lines as required:
  - Configure 24 interrupt/event line mask bits (EXTI\_IMASK and EXTI\_EMASK).
  - Configure the request bit of the software interrupt event register (EXTI\_SWIE).

### 6.2.4 EXTI Line Mapping





To configure external interrupts/events on the GPIO line using AFIO\_EXTI\_CFG1~4, the AFIO clock must be enabled first. Universal I/O ports are connected to 16 external interrupt/event lines as shown above. The connection mode of the other 8 EXTI lines is as follows:

- EXTI line 16 is connected to the PVD output
- EXTI line 17 is connected to the RTC alarm



- EXTI line 18 is connected to the COMP1 wake up event
- EXTI line 19 is connected to the RTC tamper for detection or timestamp wake up event
- EXTI line 20 is connected to the RTC wake up event
- EXTI line 21 is reserve
- EXTI line 22 is connected to the LPUART1/2 wake up event
- EXTI line 23 is connected to the LPTIM wake up event



# 6.3 EXTI Registers

EXTI base address: 0x40010400

### 6.3.1 EXTI Register Overview

### Table 6-2 Exti Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	9	5	4	3	2	1	0
000h	EXTI_IMASK				Reserv	ved			<u> </u>	IMASK23	IMASK22	IMASK21	IMASK20	IMASK19	IMASK18	IMASK17	IMASK16	IMASK15	IMASK14	IMASK13	IMASK12	IMASK11	IMASK10	IMASK9	1MASK8	<b>IMASK7</b>	1MASK6	IMASK5	IMASK4	IMASK3	IMASK2	IMASK1	IMASK0
	Reset Value									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
004h	EXTI_EMASK			:	Reserv	ved				EMASK23	EMASK22	EMASK21	EMASK20	EMASK19	EMASK18	EMASK17	EMASK16	EMASK15	EMASK14	EMASK13	EMASK12	EMASK11	EMASK10	EMASK9	EMASK8	EMASK7	EMASK6	EMASK5	EMASK4	EMASK3	EMASK2	EMASKI	EMASK0
	Reset Value									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
008h	EXTI_RT_CFG				Reserv	ved				RT_CFG23	RT_CFG22	RT_CFG21	RT_CFG20	RT_CFG19	RT_CFG18	RT_CFG17	RT_CFG16	RT_CFG15	RT_CFG14	RT_CFG13	RT_CFG12	RT_CFG11	RT_CFG10	RT_CFG9	RT_CFG8	RT_CFG7	RT_CFG6	RT_CFG5	RT_CFG4	RT_CFG3	RT_CFG2	RT_CFG1	RT_CFG0
	Reset Value									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00Ch	EXTI_FT_CFG				Reserv	ved				FT_CFG23	FT_CFG22	FT_CFG21	FT_CFG20	FT_CFG19	FT_CFG18	FT_CFG17	FT_CFG16	FT_CFG15	FT_CFG14	FT_CFG13	FT_CFG12	FT_CFG11	FT_CFG10	FT_CFG9	FT_CFG8	FT_CFG7	FT_CFG6	FT_CFG5	FT_CFG4	FT_CFG3	FT_CFG2	FT_CFG1	FT_CFG0
	Reset Value									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
010h	EXTI_SWIE				Reserv	ved				SWIE23	SWIE22	SWIE21	SWIE20	SWIE19	SWIE18	SWIE17	SWIE16	SWIE15	SWIE14	SWIE13	SWIE12	SWIE11	SWIE10	SWIE9	SWIE8	SWIE7	SWIE6	SWIE5	SWIE4	SWIE3	SWIE2	SWIE1	SWIE0
	Reset Value									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
014h	EXTI_PEND				Reserv	ved				PEND23	PEND22	PEND21	PEND20	PEND19	PEND18	PEND17	PEND16	PEND15	PEND14	PEND13	PEND12	PEND11	PEND10	PEND9	PEND8	PEND7	PEND6	PEND5	PEND4	PEND3	PEND2	PENDI	PEND0
	Reset Value									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01.01	EXTI_TS_SEL														Deres															1	SSE	L[3:0]	
018h	Reset Value														Rese	rved														0	0	0	0

## 6.3.2 Interrupt Mask Register(EXTI\_IMASK)

Address offset : 0x00

Reset value : 0x00000000

31							24	23	22	21	20	19	18	17	16
			Rese	rved				IMASK23	IMASK22	IMASK21	IMASK20	IMASK19	IMASK18	IMASK17	IMASK16
15	14	13	12	11	10	9	8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
IMASK15	IMASK14	IMASK13	IMASK12	IMASK11	IMASK10	IMASK9	IMASK8	IMASK7	IMASK6	IMASK5	IMASK4	IMASK3	IMASK2	IMASK1	IMASK0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Describe
Reserved, the reset value must be maintained.
Interrupt mask on line x. (x is 0,1,219,23) 0: Mask the interrupt request from line x;



	1: open the interrupt request from line x

### 6.3.3 Event Mask Register(EXTI\_EMASK)

Address offset : 0x04

Reset value : 0x00000000

31							24	23	22	21	20	19	18	17	16
	1	1	Rese	rved	I	I		EMASK23	EMASK22	EMASK21	EMASK20	EMASK19	EMASK18	EMASK17	EMASK16
	1	1	1		1	1									
15	14	13	12	11	10	9	8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
EMASK15	EMASK14	EMASK13	EMASK12	EMASK11	EMASK10	EMASK9	EMASK8	EMASK7	EMASK6	EMASK5	EMASK4	EMASK3	EMASK2	EMASK1	EMASK0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Describe
31:24	Reserved	Reserved, the reset value must be maintained.
23:0	EMASKx	Event masking on line x. (x is 0,1,219,23)
		0: Masking the event request from line x;
		1: open the event request from line x

## 6.3.4 Rising Edge Trigger Selection Register(EXTI\_RT\_CFG)

Address offset : 0x08

### Reset value : 0x00000000

31							24	23	22	21	20	19	18	17	16
			Rese	rved				RT _CFG23	RT _CFG22	RT _CFG21	RT _CFG20	RT _CFG19	RT _CFG18	RT _CFG17	RT _CFG16
15	14	13	12	11	10	9	8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
RT _CFG15	RT _CFG14	RT _CFG13	RT _CFG12	RT _CFG11	RT _CFG10	RT _CFG9	RT _CFG8	RT _CFG7	RT _CFG6	RT _CFG5	RT _CFG4	RT _CFG3	RT _CFG2	RT _CFG1	RT _CFG0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Describe
31:24	Reserved	Reserved, the reset value must be maintained.
23:0	RT_CFGx	The rising edge on line x triggers the configuration bit. (x is $0,1,219,23$ )
		0: Disables rising edge trigger (interrupts and events) on input line x.
		1: Enable rising edge trigger (interrupts and events) on input line x.

### 6.3.5 Falling Edge Trigger Selection Register(EXTI\_FT\_CFG)

Address offset : 0x0C

Reset value : 0x00000000



31							24	23	22	21	20	19	18	17	16
	1	1	Rese	erved	1	1	1	FT_CFG23	FT_CFG22	2FT_CFG21	FT_CFG20	FT_CFG19	FT_CFG18	FT_CFG17	FT_CFG16
15	14	13	12	11	10	9	8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
FT_CFC	15FT_CFG14	FT_CFG13	FT_CFG12	FT_CFG11	FT_CFG10	FT_CFG9	FT_CFG8	FT_CFG7	FT_CFG6	FT_CFG5	FT_CFG4	FT_CFG3	FT_CFG2	FT_CFG1	FT_CFG0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Describe
31:24	Reserved	Reserved, the reset value must be maintained.
23:0	FT_CFGx	The falling edge on line x triggers the configuration bit. $(x \text{ is } 0,1,219,23)$
		0: Disables falling edge trigger (interrupts and events) on input line x.
		1: Enable falling edge trigger (interrupts and events) on input line x is allowed.

## 6.3.6 Software Interrupt Enable Register(EXTI\_SWIE)

Address offset : 0x10

### Reset value : 0x00000000

31							24	23	22	21	20	19	18	17	16
			Rese	erved	1			SWIE23	SWIE22	Reserved	SWIE20	SWIE19	SWIE18	SWIE17	SWIE16
15	14	13	12	11	10	9	8	rw 7	rw 6	5	rw 4	rw 3	rw 2	rw 1	rw 0
SWIE15	SWIE14	SWIE13	SWIE12	SWIE11	SWIE10	SWIE9	SWIE8	SWIE7	SWIE6	SWIE5	SWIE4	SWIE3	SWIE2	SWIE1	SWIE0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Describe
31:24	Reserved	Reserved, the reset value must be maintained.
23:0	SWIEx	Software interrupt on line x. (x is 0,1,219,23)
		When the bit is' 0 ', writing '1' sets the corresponding pending bit in EXTI_PEND. If
		this interrupt is allowed in EXTI_IMASK and EXTI_EMASK, an interrupt will be
		generated.
		Note: This bit can be cleared to '0' by writing '1' to clear the corresponding bit of
		EXTI_PEND.

## 6.3.7 Interrupt Request Pending Register(EXTI\_PEND)

Address offset : 0x14

Reset value : 0x00000000



31							24	23	22	21	20	19	18	17	16
	1	1	Rese	rved			1	PEND23	PEND22	PEND21	PEND20	PEND19	PEND18	PEND17	PEND16
15	14	13	12	11	10	9	8	rc_w1 7	rc_w1 6	rc_w1 5	rc_w1 4	rc_w1 3	rc_w1 2	rc_w1 1	rc_w1 0
PEND15	PEND14	PEND13	PEND12	PEND11	PEND10	PEND9	PEND8	PEND7	PEND6	PEND5	PEND4	PEND3	PEND2	PEND1	PEND0
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bit Field	Name	Describe
31:24	Reserved	Reserved, the reset value must be maintained.
23:0	PENDx	Hang bit on line x. (x is 0,1,219,23)
		0: No pending request occurred.
		1: A pending trigger request has occurred.
		This bit is set to '1' when a selected edge trigger event occurs on the external interrupt
		line. It can be cleared by writing '1' to the bit, or by changing the polarity of the edge
		detection.

## 6.3.8 RTC Timestamp Trigger Source Selection Register (EXTI\_TS\_SEL)

Address offset : 0x18

Reset value : 0x00000000

31	1														16
							Rese	erved							
L	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
15		1	1						1	1	4	3	1		0
					Rese	erved							TSSE	L[3:0]	
													r	w	

Bit Field	Name	Describe
31:4	Reserved	Reserved, the reset value must be maintained.
3:0	TSSEL[3:0]	Select external interrupt input as trigger source of timestamp event.
		0: Select EXTI0 as the trigger source of timestamp event;
		1: select EXTI1 as the trigger source of timestamp event;
		15: Select EXTI15 as the trigger source of timestamp events.



# 7 DMA Controller

# 7.1 Introduction

The DMA controller can access totally 5 AHB slaves: Flash, SRAM, ADC, ABP1 and APB2. DMA Controller is controlled by CPU to perform fast data transfer from source to destination. After configuration, data can be transferred without CPU intervention. Thus, CPU can be released for other computation/control tasks or save overall system power consumption.

The main architecture of the MCU is a multi-layer AHB-Lite bus structure with round-robin arbitration scheme. DMA and CPU core can access different slaves in parallel or same slaves sequentially.

DMA controller has 8 logic channels. Each logic channel is to serve memory access requests from single or multiple peripherals. Internal arbiter controls the priority of different DMA channels.

# 7.2 Main Features


DMA main features:

- 8 DMA channels which can be configured independently.
- Each DMA channel supports hardware requests and software triggers to initiate transfer, and is configured by software.
- Each DMA channel has dedicated software priority level (DMA\_CHCFGx.PRIOLVL [1:0] bits, corresponding to 4 levels of priority) which can be configured individually. Channels with the same software priority level will further compare hardware index (channel number) to decide final priority (lower index number channel will has higher priority).
- Configurable source and destination size. Address setting should correspond to data size.
- Configurable circular transfer mode for each channel.
- Each channel has 3 independent event flags and interrupts (Transfer complete, Half transfer, Transfer error), and 1 global interrupt flag (set by logical or of 3 events).
- Support three transfer types which are Memory-to-Memory, Memory-to-Peripheral and Peripheral-to-Memory.
- Access totally 5 AHB slaves: Flash, SRAM, ADC, APB1 and APB2.
- Configurable data transmit number (0~65535).



# 7.3 Block Diagram

Figure 7-1 DMA Block Diagram



# 7.4 Function Description

DMA controller and Cortex<sup>®</sup>-M0 core share the same system data bus. When CPU and DMA access the same destination (RAM or peripheral) at the same time, DMA request will suspend CPU from accessing the system bus for several cycles, and the bus arbiter will perform round-robin scheduling. This allows the CPU to get at least half of the system bus (memory or peripheral) bandwidth.

### 7.4.1 DMA Operation

A DMA request can be triggered by hardware peripherals or software, and the DMA controller processes the request according to the priority level of the channel. The data is read from the source address according to the configured transfer address and bit width, and then the read data is stored in the destination address space. After one operation, the controller calculates the number of remaining transfers and updates the source address and the destination address of the next transfer.

Each DMA data transfer consists of three operations:

- Data access: determine the source address (DMA\_PADDRx or DMA\_MADDRx) according to the transfer direction and read data from the source address.
- Data storage: determine the destination address (DMA\_PADDRx or DMA\_MADDRx) according to the transfer direction and store the read data into the destination address space.



• Calculate the number of outstanding operations, perform a decrement operation of the DMA\_TXNUMx register, and update the source and destination addresses of the next operation.

### 7.4.2 Channel Priority and Arbitration

The DMA uses an arbitration strategy to handle multiple requests from different channels. The priority of each channel is programmable in the channel control register (DMA\_CHCFGx).

4 levels of priority:

- Very high priority
- High priority
- Medium priority
- Low priority

By default, channel with lower index has higher priority if the programmed priority is the same.

For memory to memory transfer, re-arbitration is carried on after 4 transfer operations.

For transfer related to periphery, re-arbitration is carried on after each transfer operation.

### 7.4.3 DMA Channels and Number Of Transfers

Each channel can perform DMA transfer between the peripheral register at the specified address and the memory address. The number of data transferred by DMA is programmable, and the maximum supported value is 65535. The DMA\_TXNUM register is decremented after each transfer.

### 7.4.4 Programmable Data Bit Width, Alignment and Endians

Peripheral and memory transfer data bit width supports byte, half-word and word, which can be programmed through DMA\_CHCFGx.PSIZE and DMA\_CHCFGx.MSIZE.

When DMA\_CHCFGx.PSIZE and DMA\_CHCFGx.MSIZE are different, the DMA module aligns the data according to the below.

Source Width (bit)	tion	Number of Transfer (byte)	Source: Address/Data	Transfer Operations (R: Read, W: Write)	Destination: Address/Data
			0x0 / B0	1: R B0 [7:0] @0x0, W B0 [7:0] @0x0	0x0 / B0
8	8	4	0x1 / B1	2: R B1 [7:0] @0x1, W B1 [7:0] @0x1	0x1 / B1
0	Ū		0x2 / B2	3: R B2 [7:0] @0x2, W B2 [7:0] @0x2	0x2 / B2
			0x3 / B3	4: R B3 [7:0] @0x3, W B3 [7:0] @0x3	0x3 / B3
			0x0 / B0	1: R B0 [7:0] @0x0, W 00B0 [15:0] @0x0	0x0 / 00B0
8	16	4	0x1 / B1	2: R B1 [7:0] @0x1, W 00B1 [15:0] @0x2	0x2 / 00B1
8	10	4	0x2 / B2	3: R B2 [7:0] @0x2, W 00B2 [15:0] @0x4	0x4 / 00B2
			0x3 / B3	4: R B3 [7:0] @0x3, W 00B3 [15:0] @0x6	0x6 / 00B3

#### Table 7-1 Programmable Data Width and Endian Operation (When PINC = MINC = 1)





Source Width		Number of	Source:	Transfer Operations	Destination:					
(bit)	Width	Transfer	Address/Data	ress/Data (R: Read, W: Write)						
(610)	(bit)	(byte)								
			0x0 / B0	1: R B0 [7:0] @0x0, W 000000B0 [31:0] @0x0	0x0 / 000000B0					
8	32	4	0x1 / B1	2: R B1 [7:0] @0x1, W 000000B1 [31:0] @0x4	0x4 / 000000B1					
0	52	4	0x2 / B2	3: R B2 [7:0] @0x2, W 000000B2 [31:0] @0x8	0x8 / 000000B2					
			0x3 / B3	4: R B3 [7:0] @0x3, W 000000B3 [31:0] @0xC	0xC / 000000B3					
			0x0 / B1B0	1: R B1B0 [15:0] @0x0, W B0 [7:0] @0x0	0x0 / B0					
10	0	4	0x2 / B3B2	2: R B3B2 [15:0] @0x2, W B2 [7:0] @0x1	0x1 / B2					
16	8	4	0x4 / B5B4	3: R B5B4 [15:0] @0x4, W B4 [7:0] @0x2	0x2 / B4					
			0x6 / B7B6	4: R B7B6 [15:0] @0x6, W B6 [7:0] @0x3	0x3 / B6					
			0x0 / B1B0	1: R B1B0 [15:0] @0x0, W B1B0 [15:0] @0x0	0x0 / B1B0					
16	10	4	0x2 / B3B2	2: R B3B2 [15:0] @0x2, W B3B2 [15:0] @0x2	0x2 / B3B2					
16	16	4	0x4 / B5B4	3: R B5B4 [15:0] @0x4, W B5B4 [15:0] @0x4	0x4 / B5B4					
			0x6 / B7B6	4: R B7B6 [15:0] @0x6, W B7B6 [15:0] @0x6	0x6 / B7B6					
			0x0 / B1B0	1: R B1B0 [15:0] @0x0, W 0000B1B0 [31:0] @0x0	0x0/0000B1B0					
10	22	4	0x2 / B3B2	2: R B3B2 [15:0] @0x2, W 0000B3B2 [31:0] @0x4	0x4/0000B3B2					
16	32	4	0x4 / B5B4	3: R B5B4 [15:0] @0x4, W 0000B5B4 [31:0] @0x8	0x8/0000B5B4					
			0x6 / B7B6	4: R B7B6 [15:0] @0x6, W 0000B7B6 [31:0] @0xC	0xC / 0000B7B6					
			0x0/B3B2B1B0	1: R B3B2B1B0 [31:0] @0x0, W B0 [7:0] @0x0	0x0 / B0					
22	0	4	0x4 / B7B6B5B4	2: R B7B6B5B4 [31:0] @0x4, W B4 [7:0] @0x1	0x1 / B4					
32	8	4	0x8 / BBBAB9B8	3: R BBBAB9B8 [31:0] @0x8, W B8 [7:0] @0x2	0x2 / B8					
			0xC / BFBEBDBC	4: R BFBEBDBC [31:0] @0xC, W BC [7:0] @0x3	0x3 / BC					
			0x0/B3B2B1B0	1: R B3B2B1B0 [31:0] @0x0, W B1B0 [15:0] @0x0	0x0 / B1B0					
	16		0x4 / B7B6B5B4	2: R B7B6B5B4 [31:0] @0x4, W B5B4 [15:0] @0x2	0x2 / B5B4					
32	16	4	0x8 / BBBAB9B8	3: R BBBAB9B8 [31:0] @0x8, W B9B8 [15:0] @0x4	0x4 / B9B8					
			0xC / BFBEBDBC	4: R BFBEBDBC [31:0] @0xC, W BDBC [15:0] @0x6	0x6 / BDBC					
			0x0/B3B2B1B0	1: R B3B2B1B0 [31:0] @0x0, W B3B2B1B0 [31:0] @0x0	0x0 / B3B2B1B0					
20	22		0x4 / B7B6B5B4	2: R B7B6B5B4 [31:0] @0x4, W B7B6B5B4 [31:0] @0x4	0x4 / B7B6B5B4					
32	32	4	0x8 / BBBAB9B8	3: R BBBAB9B8 [31:0] @0x8, W BBBAB9B8 [31:0] @0x8	0x8 / BBBAB9B8					
			0xC / BFBEBDBC	4: R BFBEBDBC [31:0] @0xC, W BFBEBDBC [31:0] @0xC	0xC / BFBEBDBC					

Notice:

DMA always provide full 32-bits data to HWDATA[31:0] no matter what destination size it is (HSIZE still follows destination size setting for device supports byte/half-word operation). The HWDATA[31:0] follows the following rules:

- When source size is smaller than destination size, DMA pads the MSB with 0 until their sizes match and duplicates it to be 32 bits. E.g., source is 8 bits data 0x55 and destination size is 16 bits. DMA fills the source data with 0 to make it 16 bits and become 0x0055, then duplicate it to 32-bit data 0x0055\_0055 and provide to HWDATA[31:0]; (if destination size is 32-bit then DMA will only pad source data with 0).
- When source size is larger or equal to destination size and smaller than 32 bits, DMA duplicates source data to 32 bits data. E.g., source data is 8 bits data 0x1F, HWDATA[31:0] =0x1F1F\_1F1F. if source data is 16 bits data 0x2345, then HWDATA[31:0] = 0x2345\_2345.



This ensures peripherals that only support word operation won't generate bus error and the desired data can still move to the place we want with extra bits i.e. 0 padding. If user wants to configure an 8-bit register but is aligned to a 32-bit address boundary, the source size should be set to 8 bits and destination to 32 bits so extra bits will be padded with 0.

### 7.4.5 Peripheral/Memory Address Incrementation

DMA\_CHCFGx.PINC and DMA\_CHCFGx.MINC respectively control whether the peripheral address and memory address are enabled in auto-increment mode. The software cannot write (can read) the address register during transfer.

- In auto-increment mode, the next address to be transferred is autom
- atically increased according to the data bit width (1, 2 or 4) after each transfer. The address of the first transfer is stored in DMA\_PADDRx or DMA\_MADDRx register.
- In fixed mode, the address is always fixed to the initial address.

At the end of transfer (i.e. the transfer count changes to 0), different processes will be carried out according to whether the current operation is under circular mode or not.

- In non-circular mode, DMA stops after the transfer is completed. To start a new DMA transfer, need to rewrite the transfer number in the DMA\_TXNUMx register with the DMA channel disabled.
- In circular mode, at the end of a transfer, the content of the DMA\_TXNUMx register will be automatically reloaded to its initial value, and the current internal peripheral or memory address register will also be reloaded to the initial base address set by the DMA\_PADDRx or DMA\_MADDRx register.

### 7.4.6 Channel Configuration Process

The detail configuration process is as below:

- 1. Configure interrupt mask bits, 1: enable interrupts, 0 disable interrupts.
- 2. Configure channel peripheral address and memory address and transfer direction.
- 3. Configure channel priority, 0: lowest, 3: highest.
- 4. Configure peripheral and memory address increment.
- 5. Configure channel transfer block size.
- 6. If necessary, configure circular mode.
- 7. If it is memory to memory, configure MEM2MEM mode (Note: to configure DMA to work in M2M mode, user needs to set corresponding channel select value to reserved value, e.g., 47).
- 8. Repeat step  $1 \sim 8$  on channel  $1 \sim 8$  and finally.
- 9. Enable corresponding channel.

If software is used to serve interrupt, the software must enquire interrupt status register to check which interrupt occurred (software needs to write 1 to interrupt flag clear bit to clear the corresponding interrupt). Before enable channel, all interrupts corresponding to the channel should be cleared.

If the interrupt is transfer complete interrupt, software can configure the next transfer, or report to user this channel transformation is done.



Note: DMA user privilege management only supports that the user of the DMA configuration register is the same user as the DMA-enabled user, otherwise it will cause DMA transfer errors to occur.

### 7.4.7 Flow Control

Three major flow controls are supported:

- Memory to memory
- Memory to peripheral
- Peripheral to memory

Flow control is controlled by two register bits in each DMA channel configuration register. Flow control is used to control source/destination and direction of DMA channel.

DMA_CHCFGx.MEM2MEM	DMA_CHCFGx.DIR	Source	Destination	Transfer
1	Х	Memory	Memory	AHB read to AHB write, can do back2back transfer
0	1	Memory	AHB Peripheral	AHB read to AHB write, single transfer
0	1	Meniory	APB Peripheral	AHB read to APB write, single transfer
0	0	AHB Peripheral	Momory	AHB read to AHB write, single transfer
	0	APB Peripheral	Memory	APB read to AHB write, single transfer

### 7.4.8 Circular Mode

The circular mode is used to process circular buffers and continuous data transmission (such as ADC scan mode). The DMA\_CHCFGx.CIRC is used to enable this function. When the circular mode is activated, if the number of data to be transferred becomes 0, it will automatically be restored to the initial value when configuring the channel, and the DMA operation will continue.

If the user wants to turn off the circular mode, the user needs to write 0 to DMA\_CHCFGx.CHEN to disable the DMA channel, and then write 0 to DMA\_CHCFGx.CIRC (when DMA\_CHCFGx.CHEN is 1, other bits in the DMA\_CHCFGx register cannot be rewritten).

### 7.4.9 Error Management

DMA access to a reserved address space will cause DMA transmission errors. When an error occurs, the transfer error flag is set, and the hardware automatically clears the current DMA channel enable bit (DMA\_CHCFGx.CHEN), and the channel operation is stopped. If the transfer error interrupt enable bit is set in the DMA\_CHCFGx register, an interrupt will be



generated.

### 7.4.10 Interrupt

• Transfer complete interrupt:

An interrupt is generated when channel data transfer is completed. Interrupt is a level signal. Each channel has its dedicated interrupt, interrupt mask control and interrupt status bit. interrupt status bit is cleared when interrupt flag clear bit is set.

• Half transfer interrupt:

An interrupt is generated when half of the channel data is transferred. Interrupt is a level signal. Each channel has its dedicated interrupt, interrupt mask control and interrupt status bit. interrupt status bit is cleared when interrupt flag clear bit is set.

• Transfer error interrupt:

An interrupt is generated when bus returned error. Interrupt is a level signal. Each channel has its dedicated interrupt, interrupt mask control and interrupt status bit. interrupt status bit is cleared when interrupt flag clear bit is set.

Interrupt Event	Event Flag Bit	Enable Control Bit
Half transfer	HTXF	HTXIE
Transfer complete	TXCF	TXCIE
Transfer error	ERRF	ERRIE

**Table 7-3 DMA Interrupt Request** 

### 7.4.11 DMA Request Mapping

Totally there are 35 DMA requests from all the peripherals. To have better support with full flexibility, register bits can be used to select which DMA request is mapped to which DMA channel. The table blow show the mapping scheme of peripherals' DMA request to DMA controller's DMA channels.



DMA Channel Select	Peripheral DMA Request	DMA Channel Select	Peripheral DMA Request
sel = 0	adc_dma	sel = 24	Tim1_ch2
sel = 1	Usart1_tx	sel = 25	Tim1_ch3
sel = 2	Usart1_rx	sel = 26	Tim1_ch4
sel = 3	Usart2_tx	sel = 27	Tim1_com
sel = 4	Usart2_rx	sel = 28	Tim1_up
sel = 5	Lpuart1_tx	sel = 29	Tim1_trig
sel = 6	Lpuart1_rx	sel = 30	Tim8_ch1
sel = 7	Lpuart2_tx	sel = 31	Tim8_ch2
sel = 8	Lpuart2_rx	sel = 32	Tim8_ch3
sel = 9	Usart5_tx	sel = 33	Tim8_ch4
sel = 10	Usart5_rx	sel = 34	Tim8_com
sel = 11	Usart6_tx	sel = 35	Tim8_up
sel = 12	Usart6_rx	sel = 36	Tim8_trig
sel = 13	Spi1_tx	sel = 37	Tim3_ch1
sel = 14	Spi1_rx	sel = 38	Tim3_ch3
sel = 15	Spi2_tx	sel = 39	Tim3_ch4
sel = 16	Spi2_rx	sel = 40	Tim3_up
sel = 17	Spi3_tx	sel = 41	Tim3_trig
sel = 18	Spi3_rx	sel = 42	Tim4_ch1
sel = 19	I2c1_tx	sel = 43	Tim4_ch2
sel = 20	I2c1_rx	sel = 44	Tim4_ch3
sel = 21	I2c2_tx	sel = 45	Tim4_up
sel = 22	I2c2_rx	sel = 46	TIM6
sel = 23	Tim1 ch1		

### Table 7-4 Dma Request Mapping

# 7.5 DMA Registers

## 7.5.1 DMA Register Overview

### Table 7-5 DMA Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	4	13	12	Ξ	10	6	8	5	9	5	4	З	5	-	0
000h	DMA_INTSTS	ERRF8	HTXF8	TXCF8	GLBF8	ERRF7	HTXF7	TXCF7	GLBF7	ERRF6	HTXF6	TXCF6	GLBF6	ERRF5	HTXF5	TXCF5	GLBF5	ERRF4	HTXF4	TXCF4	GLBF4	ERRF3	HTXF3	TXCF3	GLBF3	ERRF2	HTXF2	TXCF2	GLBF2	ERRF1	HTXF1	TXCF1	GLBF1
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
004h	DMA_INTCLR	CERRF8	CHTXF8	CTXCF8	CGLBF8	CERRF7	CHTXF7	CTXCF7	CGLBF7	CERRF6	CHTXF6	CTXCF6	CGLBF6	CERRF5	CHTXF5	CTXCF5	CGLBF5	CERRF4	CHTXF4	CTXCF4	CGLBF4	CERRF3	CHTXF3	CTXCF3	CGLBF3	CERRF2	CHTXF2	CTXCF2	CGLBF2	<b>CERRF1</b>	CHTXF1	<b>CTXCF1</b>	CGLBF1
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
008h	DMA_CHCFG1								Re	eserve	ed								<b>MEM2MEM</b>	PRIOLVL[1:	[0]	LO. FIETERA	נט:וןםאופואו	IO. LIJELIJU	[U:1]37167	MINC	PINC	CIRC	DIR	ERRIE	HTXIE	TXCIE	CHEN
	Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00001	DMA_TXNUM1								D															N	DTX	[15:0	)]						
00Ch	Reset Value								Rese	rvea								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
010h	DMA_PADDR1															Α	DDR	[31:0	)]														
0100	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
014h	DMA_MADDR1			_	_											A	DDR	[31:0	)]														
0140	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
018h	DMA_CHSEL1													Rese	rved														C	H_SE	EL[5:0	D]	



0.00	D	0
Offset	Register Reset Value	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
01Ch	DMA_CHCFG2	MEM2MEM       MEM2MEM       MEM2MEM       MEM2MEM       MEM2MEM       MEM2MEM       MINC       PRIOLVT[1::0]       MINC       PRIZE[1:0]       MINC       DIR       PRIZE       PINC       DIR       ERRIE       HTXLE       TXCIE       CHEN
	Reset Value DMA TXNUM2	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
020h	Reset Value	Reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
024h	DMA_PADDR2	ADDR[31:0]
0240	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
028h	DMA_MADDR2	ADDR[31:0]
02Ch	Reset Value DMA CHSEL2	CH SEL5:01
	Reset Value	Reserved 0 0 0 0 0 0 0
030h	DMA_CHCFG3 Reset Value	Mesenced     Membrane       Membrane     M
02.41	DMA_TXNUM3	NDTX[15:0]
034h	Reset Value	Reserved         0<
038h	DMA_PADDR3	
	Reset Value DMA MADDR3	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
03Ch	Reset Value	
040h	DMA_CHSEL3	Reserved CH_SEL[5:0]
01011	Reset Value	
044h	DMA_CHCFG4 Reset Value	Weserved     0     0     0     0       MEM22MEM     MEM22MEM       MEM22MEM     MEM22MEM       MINC     0     0     0       MINC     MINC       MINC     MINC       MINC     MINC       MINC     MINC       MINC     0       MINC       MINC <td< th=""></td<>
	DMA TXNUM4	NDTX[15:0]
048h	Reset Value	Reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
04Ch	DMA_PADDR4	ADDR[31:0]
0401	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
050h	DMA_MADDR4 Reset Value	ADDR[31:0]
	DMA_CHSEL4	CH SELI5.0
054h	Reset Value	Reserved 0 0 0 0 0 0 0 0
058h	DMA_CHCFG5 Reset Value	Weserved     0     0     0     0       MEM22MEM     MEM22MEM     MEM22MEM       MEM22MEM     MEM22MEM     MEM22MEM       MEM22MEM     MEM22MEM     MEM22MEM       MEM22MEM     0     0     0       MEM22MEM     MEM22MEM     MEM22MEM       MEM22MEM     MEM22MEM     MEM22MEM       MEM22MEM     MEM22MEM     MEM22MEM       MEM22MEM     0     0     0       MEM22MEM     MEM22MEM     MEM22MEM
	DMA_TXNUM5	NDTX[15:0]
05Ch	Reset Value	Reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
060h	DMA_PADDR5	ADDR[31:0]
0001	Reset Value	
064h	DMA_MADDR5 Reset Value	ADDR[31:0]
0.691	DMA_CHSEL5	CH SEU5:01
068h	Reset Value	Reserved 0 0 0 0 0 0 0 0
06Ch	DMA_CHCFG6 Reset Value	Weserved     0     0     0     0       MEM2MEM     MEM2MEM       MINC     MINC       MINC     MINC       MINC     MINC       MINC       MINC       MINC       MINC       MINC       MINC       MINC       MINC       MINC       MINC       MINC       MINC       MINC       MINC       MINC
0701	DMA_TXNUM6	NDTX[15:0]
070h	Reset Value	Reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
074h	DMA_PADDR6	
	Reset Value DMA MADDR6	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
078h	Reset Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
07Ch	DMA_CHSEL6	Reserved CH_SEL[5:0]
07Ch	Reset Value DMA_CHCFG7 Reset Value	Meserved         Meserved           0
00.41	DMA_TXNUM7	NDTX[15:0]
084h	Reset Value	Reserved 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
088h	DMA_PADDR7	ADDR[31:0]
	Reset Value DMA_MADDR7	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
08Ch		
	Reset Value	
090h	DMA_CHSEL7 Reset Value	Reserved         CH SEL[5:0]           0         0         0         0         0         0         0



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	~	7	6	5	4	3	2	1	0
094h	DMA_CHCFG8								R	eserve	ed								MEM2MEM	PRIOLVL[1:	[0	Metzel1.01	-		נט:ו ן אבובין	MINC	PINC	CIRC	DIR	ERRIE	HTXIE	TXCIE	CHEN
	Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00.01	DMA_TXNUM8								n															N	DTX	[15:0	)]						
098h	Reset Value								Rese	rved								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00.01	DMA_PADDR8															A	DDF	R[31:0	)]														
09Ch	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 4 01	DMA_MADDR8															A	DDF	R[31:0	)]														
0A0h	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DMA_CHSEL8													Rese															C	H_SE	EL[5:	D]	
0A4h	Reset Value													Rese	rved													0	0	0	0	0	0
1	Reset Value																																0

# 7.5.2 DMA Interrupt Status Register (DMA\_INTSTS)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ERRF8	HTXF8	TXCF8	GLBF8	ERRF7	HTXF7	TXCF7	GLBF7	ERRF6	HTXF6	TXCF6	GLBF6	ERRF5	HTXF5	TXCF5	GLBF5
r 15	r 14	r 13	r 12	r 11	r 10	r 9	r 8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r 0
ERRF4	HTXF4	TXCF4	GLBF4	ERRF3	HTXF3	TXCF3	GLBF3	ERRF2	HTXF2	TXCF2	GLBF2	ERRF1	HTXF1	TXCF1	GLBF1
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bit Field	Name	Description
31/27/23/19/15/11/7/3	ERRFx	Transfer error flag for channel x (x=18).
		Hardware sets this bit when transfer error happen. This bit is cleared by software by
		writing '1' to DMA_INTCLR.CERRFx bit.
		0: Transfer error no happened on channel x.
		1: Transfer error happened on channel x.
30/26/22/18/14/10/6/2	HTXFx	Half transfer flag for channel x (x=18).
		Hardware sets this bit when half transfer is done. This bit is cleared by software by
		writing '1' to DMA_INTCLR.CHTXFx bit.
		0: Half transfer not yet done on channel x.
		1: Half transfer was done on channel x.
29/25/21/17/13/9/5/1	TXCFx	Transfer complete flag for channel x ( $x=18$ ).
		Hardware sets this bit when transfer is done. This bit is cleared by software by writing
		'1' to DMA_INTCLR.CTXCFx bit.
		0: Transfer not yet done on channel x.
		1: Transfer was done on channel x.
28/24/20/16/12/8/4/0	GLBFx	Global flag for channel x (x=18).
		Hardware sets this bit when any interrupt events happen in this channel. This bit is
		cleared by software by writing '1' to DMA_INTCLR.CGLBFx bit.
		0: No transfer error, half transfer or transfer done event happen on channel x.
		1: One of transfer error, half transfer or transfer done event happen on channel x.

### 7.5.3 DMA Interrupt Flag Clear Register (DMA\_INTCLR)

Address offset: 0x04



### Reset value: 0x0000 0000


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CERRF8	CHTXF8	CTXCF8	CGLBF8	CERRF7	CHTXF7	CTXCF7	CGLBF7	CERRF6	CHTXF6	CTXCF6	CGLBF6	CERRF5	CHTXF5	CTXCF5	CGLBF5
rw 15	rw 14	rw 13	rw 12	rw 11	rw 10	rw 9	rw 8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
CERRF4	CHTXF4	CTXCF4	CGLBF4	CERRF3	CHTXF3	CTXCF3	CGLBF3	CERRF2	CHTXF2	CTXCF2	CGLBF2	CERRF1	CHTXF1	CTXCF1	CGLBF1
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31/27/23/19/15/11/7/3	CERRFx	Clear transfer error flag for channel x ( $x=18$ ).
		Software can set this bit to clear ERRF of corresponding channel.
		0: No action.
		1: Reset DMA_INTSTS.ERRF bit of corresponding channel.
30/26/22/18/14/10/6/2	CHTXFx	Clear half transfer flag for channel x ( $x=18$ ).
		Software can set this bit to clear HTXF of corresponding channel.
		0: No action.
		1: Reset DMA_INTSTS.HTXF bit of corresponding channel.
29/25/21/17/13/9/5/1	CTXCFx	Clear transfer complete flag for channel x ( $x=18$ ).
		Software can set this bit to clear TXCF of corresponding channel.
		0: No action.
		1: Reset DMA_INTSTS.TXCF bit of corresponding channel.
28/24/20/16/12/8/4/0	CGLBFx	Clear global event flag for channel x (x=18).
		Software can set this bit to clear GLBF of corresponding channel.
		0: No action.
		1: Reset DMA_INTSTS.GLBF bit of corresponding channel.

# 7.5.4 DMA Channel X Configuration Register (DMA\_CHCFGx)

Note: The x is channel number, x = 1...8

Address offset: 0x08+20 \* (x-1)



Bit Field	Name	Description
31:15	Reserved	Reserved, the reset value must be maintained.
14	MEM2MEM	Memory to memory mode.
		Software can configure this channel to memory to memory transfer when it is not
		yet enabled.
		0: Channel transfer between memory and peripheral.



Bit Field	Name	Description
		1: Channel set to memory to memory transfer.
13:12	PRIOLVL[1:0]	Channel priority.
		Software can program channel priority when channel is not enable.
		00: Low
		01: Medium
		10: High
		11: Very high
11:10	MSIZE[1:0]	Memory data size.
		Software can configure data size read/write from/to memory address.
		00: 8-bits
		01: 16-bits
		10: 32-bits
		11: Reserved
9:8	PSIZE[1:0]	Peripheral data size.
		Software can configure data size read/write from/to peripheral address.
		00: 8-bits
		01: 16-bits
		10: 32-bits
		11: Reserved
7	MINC	Memory increment mode.
		Software can enable/disable memory address increment mode.
		0: Memory address won't increase with each transfer.
		1: Memory address increase with each transfer.
6	PINC	Peripheral increment mode.
		Software can enable/disable peripheral address increment mode.
		0: Peripheral address won't increase with each transfer.
		1: Peripheral address increase with each transfer.
5	CIRC	Circular mode.
		Software can set/clear this bit.
		0: Channel will stop after one round of transfer.
		1: Channel configure as circular mode.
4	DIR	Data transfer direction
		Software can set/clear this bit.
		0: Data transfer from Peripheral to Memory
		1: Data transfer from Memory to Peripheral.
3	ERRIE	Transfer error interrupt enable.
		Software can enable/disable transfer error interrupt.
		0: Disable transfer error interrupt of channel x.
		1: Enable transfer error interrupt of channel x.
2	HTXIE	Half transfer interrupt enable.
		Software can enable/disable half transfer interrupt.
		0: Disable half transfer interrupt of channel x.
		1: Enable half transfer interrupt of channel x.



Bit Field	Name	Description
1	TXCIE	Transfer complete interrupt enable.
		Software can enable/disable transfer complete interrupt.
		0: Disable transfer complete interrupt of channel x.
		1: Enable transfer complete interrupt of channel x.
0	CHEN	Channel enable.
		Software can set/reset this bit.
		0: Disable channel.
		1: Enable channel.

## 7.5.5 DMA Channel X Transfer Number Register (DMA\_TXNUMx)

Note: The x is channel number, x = 1...8

Address offset: 0x0C+20 \* (x-1)

Reset value: 0x0000 0000

31														 16
	1	I	I	I	I	I	Rese	erved	I	I	I	I		
			1	1	I	I	I	I				I	II	
15														0
							NDTX	[[15:0]						 
							r							 

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	NDTX	Number of data to transfer.
		Number of data to be transferred (0 $\sim$ 65535). Software can read/write the number of
		transfers when channel is disable and it will be read only after channel enable. Every
		successful transfer of corresponding DMA channel will decrease this register by 1. If
		circular mode is enable, it will automatically reload pre-set value when it reach zero.
		Otherwise it will keep at zero and reset channel enable.


### 7.5.6 DMA Channel X Peripheral Address Register (DMA\_PADDRx)

Note: The x is channel number, x = 1...8

Address offset: 0x10+20 \* (x-1)

Reset value: 0x0000 0000

This register can only be written if the channel is disabled (DMA\_CHCFGx.CHEN = 0).



NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



Bit Field	Name	Description
31:0	ADDR	Peripheral address.
		Peripheral starting address for DMA to read/write from/to.
		Increment of address will be decided by DMA_CHCFGx.PSIZE. With
		DMA_CHCFGx.PSIZE equal to 01, DMA ignores bit 0 of PADDR and if
		DMA_CHCFGx.PSIZE equal to 10 DMA will ignore bit [1:0] of PADDR.

### 7.5.7 DMA Channel X Memory Address Register (DMA\_MADDRx)

Note: The x is channel number, x = 1...8

Address offset: 0x14+20 \* (x-1)

Reset value: 0x0000 0000

This register can only be written if the channel is disabled (DMA\_CHCFGx.CHEN = 0).


31	-				 								 16
'	I	I	I			ADDF	k[31:0]	I I	I	I	I	1 1	
	1	1		1		1	1				I		
						r	W						
15													0
	1	1									1	1	
						ADDF	8[31:0]						
	1	1				1	1				1	I I	
						r	w						

Bit Field	Name	Description
31:0	ADDR	ADDR Memory address.
		Memory starting address for DMA to read/write from/to.
		Increment of address will be decided by DMA_CHCFGx.MSIZE. With
		DMA_CHCFGx.MSIZE equal to 01, DMA ignores bit 0 of MADDR and if
		DMA_CHCFGx.MSIZE equal to 10 DMA will ignore bit [1:0] of MADDR.

## 7.5.8 DMA Channel X Channel Request Select Register (DMA\_CHSELx)

Note: The x is channel number, x = 1...8

Address offset: 0x18+20 \* (x-1)



Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained.
5:0	CH_SEL[5:0]	DMA channel request selection
		0x00: adc_dma



Bit Field	Name	Description
		0x2E: TIM6
		For the mapping of peripheral DMA requests to DMA input request channel numbers,
		please refer to Table 7-4

# **N**SING

# 8 CRC Calculation Unit

# 8.1 CRC Introduction

This module integrates the functions of CRC32 and CRC16, and the cyclic redundancy check (CRC) calculation unit obtains any CRC calculation result according to a fixed generator polynomial. In other applications, CRC technology is mainly used to verify the correctness and integrity of data transmission or data storage. EN/IEC 60335-1 provides a method to verify the integrity of Flash memory. CRC calculation unit can calculate the signature of the software when the program is running, then compare it with the reference signature generated during connection, and then store it in the specified memory space.

# 8.2 CRC Main Features

### 8.2.1 CRC32 Module


- $CRC32(X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^8+X^7+X^5+X^4+X^2+X^{11})$
- 32 bits of data to be checked and 32 bits of output check code.
- CRC calculation time: 1 AHB clock cycles (HCLK)
- General-purpose 8-bit register (can be used to store temporary data)
- Checksum initial value: 0xFFFFFFF
- resulting XOR value: 0
- Input data is not inverted
- Output data is not inverted


### 8.2.2 CRC16 Module

- CRC16 (X<sup>16</sup>+X<sup>15</sup>+X<sup>2</sup>+1)
- There are 8 bits of data to be checked and 16 bits of output check code.
- CRC calculation time: 1 AHB clock cycle (HCLK)
- The verification initial value can be configured, and the size end of the data to be verified can be configured.
- Support 8bit LRC check value generation

The following figure is the block diagram of CRC unit.







# 8.3 CRC Function Description

### 8.3.1 CRC32

CRC alculation unit contains one 32-bit data register:

- Writing this register to input CRC data.
- Reading this register to get the calculated CRC result.

Every writing operation to this data register triggers the calculation of this new data with the previous calculation result (CRC calculation is performed on the whole 32-bit word rather than byte by byte).

Supports back-to-back writes or sequential write-read operations.

CRC\_CRC32DAT can be re-initialized to 0xFFFFFFF by setting CRC\_CRC32CTRL.RESET. This operation does not affect the data in register CRC\_CRC32IDAT.

### 8.3.2 CRC16

CRC\_CRC16CTRL.ENDHL controls Little Endian format or Big Endian format.

To clear the result of the last CRC operation, set CRC\_CRC16CTRL.CLR to 1 or CRC\_CRC16D to 0.

The initial value of CRC calculation can be configured by writing the CRC\_CRC16D register. By default, the initial value is the result of the last calculation.

LRC calculation is the same as CRC calculation. Both are carried out at the same time. CRC or LRC can be read out depending on needs. If the initial value needs to be set, the LRC register should be configured first.



# 8.4 CRC Registers

### 8.4.1 CRC Register Overview

The following table lists the registers and reset values of CRC.

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	٢	9	5	4	3	2	1	0
	CRC32DAT															CR	.C32D	AT[3	1:0]														
000h	Reset Value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
00.41	CRC32IDAT												n															CRC32IDAT[7:0]					
004h	Reset Value												Res	erved												0	0	0	0	0	0	0	0
008h	CRC32CTRL															R	leserv	ed															RESET
	Reset Value										0																						
00Ch	CRC16CTRL		Reserved CTR								Reserved																						
	Reset Value																														0	0	Ré
	CRC16DAT												_															CR	C16E	DAT[7	7:0]		
010h	Reset Value												Res	erved												0	0	0	0	0	0	0	0
	CRC16D																							C	RC16	D[15:	:0]						
014h	Reset Value								Res	erved								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0191	LRC	LRCDAT[7:0]																															
018h	Reset Value	Reserved 0 0 0 0 0 0						0	0	0																							

### Table 8-1 CRC Register Overview

## 8.4.2 CRC32 Data Register (CRC\_CRC32DAT)

### Address offset: 0x00

### Reset value: 0xFFFF FFFF

31		 						-					16
					CRC32D	AT[31:0]		I	I			I	
	-	1	1	1	1	1	1	1		1	1		
15					r	W							0
15	-			1			1	1		1	1		
					CRC32D	AT[31:0]							
								I			I		
					r	w							

Bit Field	Name	Description
31:0	CRC32DAT[31:0]	CRC32 Data register.
		The written data is the CRC value to be checked. The read data is the CRC calculation result. Only 32-
		bit operations are supported.

# 8.4.3 CRC32 Independent Data Register (CRC\_CRC32IDAT)

Address offset: 0x04

Reset value: 0x0000 0000



31	-	 		 				 			 16
				1	Rese	rved					
15					8	7					0
		Rese	rved	1				CRC32I	DAT[7:0]	1	
				•			•	r	w	•	

Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained
7:0	CRC32IDAT[7:0]	Independent 8-bit data register.
		General 8 bits data register. It is for temporary stored 1-byte data. CRC_CRC32CTRL.RESET bit reset
		signal will not impact this register.

Note: This register is not a part of CRC calculation and can be used to store any data.

# 8.4.4 CRC32 Control Register (CRC\_CRC32CTRL)

Address offset: 0x08


Reset value: 0x0000 0000

31												16
		1		1	Rese	erved	1		1			
15											1	0
	1	1		1	Reserved	1	1	1	1	1		RESET
												w

Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained
0	RESET	RESET signal.
		It can reset CRC32 module and set data register to be 0xFFFF_FFFF. This reset can only write 1, and
		hardware will clear to 0 automatically.

# 8.4.5 CRC16 Control Register (CRC\_CRC16CTRL)

Address offset: 0x0C



Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained



Bit Field	Name	Description
2	CLR	Clear CRC16 results.
		0: Not clear.
		1: Clear to default value 0x0000. Set this bit to 1 will only maintain 1 clock cycle, hardware will
		clear automatically. (Software read always 0).
1	ENDHL	Data to be verified start to calculate from MSB or LSB.
		0: From MSB to LSB
		1: From LSB to MSB
		This bit is only for data to be verified.
0	Reserved	Reserved, the reset value must be maintained

Note: 8-bits, 16-bits and 32-bits operations are supported.

### 8.4.6 CRC16 Input Data Register (CRC\_CRC16DAT)

Address offset: 0x10

Reset value: 0x0000 0000




Bit Field	Name	Description					
31:8	Reserved	Reserved, the reset value must be maintained					
7:0	CRC16DAT[7:0]	Data to be verified.					

Note: 8-bits, 16-bits and 32-bits operations are supported.

### 8.4.7 CRC Cyclic Redundancy Check Code Register (CRC\_CRC16D)

Address offset: 0x14



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	CRC16D[15:0]	16-bit value of cyclic redundancy result data.
		Every time the software writes the CRC16DAT register, the 16-bit calculated data from
		CRC16 is updated in this register.



Note: 8-bits, 16-bits and 32-bits operations are supported (8-bit operations must be performed twice in a row to ensure that 16-bit initial values are configured properly)

## 8.4.8 LRC Result Register (CRC\_LRC)

Address offset: 0x18

31	 											16
					Rese	rved						
15	1			1	8	7	1	Į		1	Į	0
		Rese	rved		0	,			LRCD	AT[7:0]		
									r	w		

Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained
7:0	LRCDAT[7:0]	LRC check value register.
		Software need to write initial value before use. And then each writing data to CRCDR will be
		XOR with LCR register value. The result will be stored in LRC. Software read the result. It
		should be cleared before next use.

# **N**SING

# 9 Advanced-control Timers (TIM1 and TIM8)

# 9.1 TIM1 and TIM8 Introduction

The advanced control timers (TIM1 and TIM8) are mainly used in the following scenarios: counting the input signals, measuring the pulse lengths of the input signal and generating the output waveform.


The advanced timer has complementary output functions, dead-time insertion and break function. They are suitable for motor control.


# 9.2 Main Features of TIM1 and TIM8

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting).
- 16-bit programmable prescaler. (The prescaler factor can be configured with any value between 1 and 65536)
- Programmable repetition counter
- Up to 4 capture/compare channels:
  - Input capture;
  - Output comparison;
  - PWM output
  - One-pulse mode output;
- PWM triggered ADC sampling:
- The trigger time point is software-configurable throughout the PWM cycle.
- Complementary outputs with programmable dead-time
  - For TIM1 and TIM8, channel 1,2,3 support this feature
- Timer can be controlled by external signal
- Timers can be linked together internally for timer synchronization or chaining
- Allows the repeat counter of the timer register to be updated after a specified number of counter cycles;
- The Break input signal can reset the timer output signal to either a reset state or a known state;
- An interrupt/DMA occurs when the following events occur:
  - Update event: Counter overflow up/overflow down, counter initialization (triggered by software or internal/external);
  - Trigger events (counters start, stop, initialize, or count internally/externally triggered);
  - Input capture;
  - Output comparison;
  - Break signal input;
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position



- Hall sensor interface: used to do three-phase motor control
- The trigger input as an external clock or periodic current management





The capture channel 1 input can come from IOM or comparator output

# 9.3 TIM1 and TIM8 Function Description

# 9.3.1 Time-base Unit


The time-base unit of advanced-control timers mainly includes: prescaler, counter, auto-reload and repetition counter. When the time base unit is operating, the software can read and write the corresponding registers (TIMx\_PSC, TIMx\_CNT, TIMx\_AR and TIMx\_REPCNT) at any time.

Depending on the setting of the auto-reload preload enable bit (TIMx\_CTRL1.ARPEN), the content of the preload register is transferred to the shadow register immediately or at each update event UEV. When TIMx\_CTRL1.UPDIS=0, a counter overflow/underflow or software setting TIMx\_EVTGEN.UDGN will generate an update event. The counter starts counting one clock cycle after the TIMx\_CTRL1.CNTEN bit is set.



### **Prescaler description**

The TIMx\_PSC register consists of a 16-bit counter that can be used to divide the counter clock frequency by any factor between 1 and 65536. It can be changed on the fly as it is buffered. The new prescaler ratio is taken into account at the next update event.





### 9.3.2 Counter Mode

### **Up-counting mode**

In up-counting mode, the counter will count from 0 to the value of the register TIMx\_AR, then restart from 0 and a counter overflow event is generated.

when the TIMx\_CTRL1.UPRS bit (select update request) and the TIMx\_EVTGEN.UDGN bit are set, the update event (UEV) will be generated, and TIMx\_STS.UDITF not be set by hardware, therefore, no update interrupts or update DMA requests will be generated. This is to avoid generating the update interrupt when clearing the counter.

Depending on the TIMx\_CTRL1.UPRS, when an update event occurs, all registers are updated and the TIMx\_STS.UDITF is set:

- The repetition counter is reloaded with the content of the TIMx\_REPCNT
- Update auto-reload shadow registers are updated with preload value(TIMx\_AR), when TIMx\_CTRL1.ARPEN = 1.
- The prescaler shadow register is reloaded with the preload value(TIMx\_PSC).

Setting TIMx\_CTRL1.UPDIS=1 is to avoid updating the shadow registers when new values are written to the preload registers.



When an update event is generated, the counter will still be cleared and the prescaler counter will also be set to 0 (but the prescaler value will remain unchanged).

The figure below shows some examples of the counter behavior for different prescaler factors in the up-counting mode.

Elaura 0	2 Timina	Diagnam	of Up-counting.	The Internal	Cleak D	inidan Fasta	2/NI
rigure y	-s runne	плябели	of UD-counting.	. The Internat	U IOCK D	ivider racio	r - z/N
	• • • • • • • • • • • • • • • • • • •		or op counting		0100112		/

Internal clock divided by 2	CNTEN CK_PSC	
	Timer clock = CK_CNT	
	Counter register	$ \underbrace{\begin{array}{c} 0034 \\ 0035 \\ 0036 \\ 0000 \\ 0000 \\ 0001 \\ 0002 \\ 0003 \\ 0003 \\ 0003 \\ 0003 \\ 0003 \\ 0003 \\ 0003 \\ 0000 \\ 0000 \\ 0001 \\ 0000 \\$
	Counter overflow	
	Update interrupt flag(UDITF)	
	Update event(UEV)	
Internal clock divided by N	CK_PSC	
	Timer clock = CK_CNT	
	Counter register	//
	Counter overflow	
	Update interrupt flag(UDITF)	
	Update event(UEV)	7



ARPEN = 0 CNTEN	
CK_PSC	
Timer clock = CK_CNT	
Counter register	31 32 33 34 35 36 00 01 02 03 04 05 06 07
Counter overflow	$\square$
Update event (UEV)	
Update interrupt flag(UDITF)	
Auto-reload preload register	
W7 '4	Change AR value
	value in TIMx_AR
ARPEN = 1 cnten	
CK_PSC	
Timer clock = CK_CNT	
Counter register	F0 XF1XF2XF3XF4XF5X00X01X02X03X04X05X06X07X
Counter overflow	
Update event (UEV)	
Update interrupt flag(UDITF)	
Auto-reload preload register	F5 36
Write a new	value in TIMx_AR
Auto-reload shadow register	F5 X 36

### Figure 9-4 Timing Diagram of The Up-counting, Update Event When ARPEN=0/1

### **Down-counting mode**

In down-counting mode, the counter will decrement from the value of the register TIMx\_AR to 0, then restart from the




auto-reload value and generate a counter underflow event.

The process of configuring update events and updating registers in down-counting mode is the same as in up-counting mode, refer to Section 0.

The figure below shows some examples of the counter behavior and the update flags for different division factors in the down-counting mode.





#### **Center-aligned mode**

In center-aligned mode, the counter increments from 0 to the value  $(TIMx_AR) - 1$ , a counter overflow event is generated, Then counts down from the auto-reload value  $(TIMx_AR)$  to 1 and generates a counter underflow event. Then the counter restarts from 0 and starts counting up again.

In this mode, the TIMx\_CTRL1.DIR direction bits have no effect and the count direction is updated and specified by hardware. Center-aligned mode is active when the TIMx\_CTRL1. CAMSEL bit is not equal to "00".

An update event can be generated at each counter overflows and at each counter underflows. Alternatively, an update event can also be generated by setting the TIMx\_EVTGEN. UDGN bit (either by software or using a slave mode controller). In this case, the counter restarts counting from 0, as well as the counter of prescaler.

Note: if an update is generated due to a counter overflow, the auto-reload value will be updated before the counter is



reloaded.


Internal clock divided by 2	CK_PSC CNTEN	
	CIVILIO	
	Timer clock = CK_CNT	
	Counter register	0003 0002 0001 0000 0001 0002 0003
	Counter underflow	
	Update event (UEV)	
Upda	ate interrupt flag(UDITF)	
Internal clock by N	divided	
Tin	ner clock = CK_CNT	
	Counter register	20 1F / 01 00
	Counter underflow	
ι	Jpdate event (UEV)	
Update ii	nterrupt flag(UDITF)	

### Figure 9-6 Timing Diagram of The Center-Aligned, Internal Clock Divided Factor =2/N

Figure 9-7 A Center-Aligned Sequence Diagram That Includes Counter Overflows and Underflows (ARPEN







### 9.3.3 Repetition Counter

The time basic unit of Section 9.3.1 describes the conditions for generating an update event (UEV). An update event (UEV) is generated only when the repetiton counter has reached zero, which is valuable for generating PWM signals.

This means that data is transferred from the preload registers to the shadow registers every N+1 counter overflows or underflows, where N is the value in the TIMx\_REPCNT.




The repetition counter is decremented:

- In up-counting mode, each time the counter reaches the maximum value, an overflow occurs.
- In down-counting mode, each time the counter decrements to the minimum value, an underflow occurs.
- In center-aligned mode, each time the counter overflows or underflows.

Its repetition rate is defined by the value of the TIMx\_REPCNT register.


Repetition counters is an autoreload type. The update event (generated by setting TIMx\_EVTGEN.UDGN or hardware through slave mode controller) occurs immediately whatever the value of the repetition counter is.



### Figure 9-8 Repeat Count Sequence Diagram in Down-counting Mode








#### Figure 9-9 Repeat Count Sequence Diagram in Up-counting Mode

Software clear

Figure 9-10 Repeat Count Sequence Diagram in Center-aligned Mode



# ✔ Software clear

## 9.3.4 Clock Selection

• The internal clock of advanced-control timers : CK\_INT

181 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg




- Two kinds of external clock mode :
  - External input pin
  - External trigger input (ETR)
- Internal trigger input (ITRx): one timer is used as a prescaler for another timer.

## Internal clock source (CK\_INT)

When the TIMx\_SMCTRL.SMSEL is equal to "000", the slave mode controller is disabled. The three control bits (TIMx\_CTRL1.CNTEN、TIMx\_CTRL1. DIR、TIMx\_EVTGEN. UDGN) can only be changed by software (except TIMx\_EVTGEN. UDGN, which remains cleared automatically). It is provided that the TIMx\_CTRL1.CNTEN bit is written as '1' by software, the clock source of the prescaler is provided by the internal clock CK\_INT.








#### External clock source mode 1





This mode is selected by configuring TIMx\_SMCTRL.SMSEL=111. The counter can be configured to count on the rising or falling edge of the clock at the selected input.

For example, to configure up-counting mode to count on the rising edge of the clock at the TI2 input, the configuration steps are as follows:

- 1. Configure TIMx\_CCMOD1.CC2SEL equal to '01', CC2 channel is configured as input, IC2 is mapped to TI2
- 2. Configure TIMx\_CCEN.CC2P equal to '0', select clock rising edge polarity
- 3. Configure TIMx\_CCMOD1.IC2F[3:0] to select input filter bandwidth(if filter is not needed, keep IC2F bit at '0000')
- 4. Configure TIMx\_SMCTRL.SMSEL equal to '111', select timer external clock mode 1
- 5. Configure TIMx\_SMCTRL.TSEL equal to '110', select TI2 as the trigger input source
- 6. Configure TIMx\_CTRL1.CNTEN equal to '1' to start the counter


Note: The capture prescaler is not used for triggering, so it does not need to be configured

When the rising edge of the timer clock occurs at TI2=1, the counter counts once and the TIMx\_STS .TITF flag is pulled high.

The delay between the rising edge of TI2 and the actual clock of the counter depends on the resynchronization circuit at the input of TI2.








#### Figure 9-13 Control Circuit in External Clock Mode 1

#### External clock source mode 2

This mode is selected by TIMx\_SMCTRL .EXCEN equal to 1. The counter can count on every rising or falling edge of the external trigger input ETR.

The following figure is a schematic diagram of the external trigger input module in external clock source mode 2

Figure 9-14 External Trigger Input Block Diagram




For example, use the following configuration steps to make the up counter count every 2 rising edges on ETR.


- 1. As no filter is needed in this case, setting TIMx\_SMCTRL .EXTF[3:0] equal to '0000'
- 2. Configure the prescaler by setting TIMx\_SMCTRL.EXTPS[1:0] equal to '01'
- 3. Select the polarity on ETR pin by setting TIMx\_SMCTRL.EXTP equal to '0', The rising edge of ETR is valid
- 4. External clock mode 2 is selected by setting TIMx\_SMCTRL .EXCEN equal to '1'



5. Enable the counter by setting TIMx\_CTRL1. CNTEN equal to '1'

The counter counts every 2 rising edges of ETR. The delay between the rising edge of ETR and the actual clock of the counter is due to a resynchronization circuit on the ETR signal.






## 9.3.5 Capture/Compare Channels

The capture/compare channels include capture/compare registers and shadow registers. The input stage consists of digital filters, multiplexers and prescalers. The output section includes comparators and output controls.

The input signal TIx is sampled and filtered to generate the signal TIxF. Then, a signal (TIxF\_rising or TIxF\_falling) is generated by the edge detector of the polarity select function, the polarity of which is selected by the TIMx\_CCEN.CCxP bits. This signal can be used as a trigger input for the slave mode controller. At the same time, the signal ICx is sent to the capture register after prescaler. The following figure shows a block diagram of a capture/compare channel.





#### Figure 9-16 Capture/Compare Channel (Example: Channel 1 Input Stage)

The output stage generates an intermediate waveform OCxRef (active high) as reference. The polarity acts at the end of the chain.






Figure 9-17 Capture/Compare Channel 1 Main Circuit

Figure 9-18 Output Part of Channelx (X= 1,2,3, Take Channel 1 As Example)







Figure 9-19 Output Part of Channelx (X= 4)



Reads and writes always access the preload registers when capturing/comparing. The two specific operating processes are as follows:

In capture mode, the capture is actually done in the shadow register, which is copied into the preload register.

In compare mode, the value of the preload register is copied into the shadow register, which is compared with the counter.

## 9.3.6 Input Capture Mode

In input capture mode, the TIMx\_CCDATx registers are used to latch the counter value after the ICx signal detects.

There is a capture interrupt flag TIMx\_STS.CCxITF, which can trigger an interrupt or DMA request when the corresponding interrupt enable is pulled high.

The TIMx\_STS. CCxITF bit is set by hardware when a capture event occurs and is cleared by software or by reading the TIMx\_CCDATx register.

The overcapture flag TIMx\_STS.CCxOCF is set equal to 1 when the counter value is captured in the TIMx\_CCDATx register and TIMx\_STS.CC1ITF is already pulled high. TIMx\_STS.CCxOCF is cleared by writing 0 to it.

188 / 585



To achieve a rising edge of the TI1 input to capture the counter value into the TIMx\_CCDAT1 register, the configuration flow is as follows:

- 1. Select the valid input: Configure TIMx\_CCMOD1.CC1SEL to '01'. At this time, the input is the CC1 channel, and IC1 is mapped to TI1.
- 2. Define the inpue filter duration required for programming: Define the sampling frequency of the TI1 input and the length of the digital filter by configuring the TIMx\_CCMODx.ICxF bits. Example: If the input signal jitters up to 5 internal clock cycles, we must program a filter duration longer than 5 clock cycles. When 8 consecutive samples (sampled at f<sub>DTS</sub> frequency) with the new level are detected, we can validate the transition on TI1. Then configure TIMx\_CCMOD1. IC1F to '0011'.
- 3. Select the rising edge as the valid transition polarity on the TI1 channel by configuring TIMx\_CCEN .CC1P=0.
- 4. Configure the input prescaler. In this example, configure TIMx\_CCMOD1.IC1PSC= '00' to disable the prescaler because we want to capture every valid transition.
- 5. Enable capture by configuring TIMx\_CCEN. CC1EN = '1'.

If you want to enable DMA request, you can configure TIMx\_DINTEN.CC1DEN=1.If you want enable related interrupt request, you can configureTIMx\_DINTEN.CC1IEN bit=1

## 9.3.7 PWM Input Mode


There are some differences between PWM input mode and normal input capture mode, including:

- Two ICx signals are mapped to the same TIx input.
- Two ICx signals are active on edges of opposite polarity.
- Select one of two TIxFP signals as trigger input.
- The slave mode controller is configured in reset mode.

For example, the following configuration flow can be used to know the period and duty cycle of the PWM signal on TI1 (It depends on the frequency of CK\_INT and the value of the prescaler).

- 1. Configure TIMx\_CCMOD1.CC1SEL equal to '01' to select TI1 as active input for TIMx\_CCDAT1.
- 2. Configure TIMx\_CCEN.CC1P equal to '0' to select the active polarity of filtered timer input 1(TI1FP1), active on the rising edge.
- 3. Configure TIMx\_CCMOD1.CC2SEL equal to '10' to select TI1 as valid input for TIMx\_CCDAT2.
- 4. Configure TIMx\_CCEN.CC2P equal to 1 to select the valid polarity of filtered timer input 2(TI1FP2), active on the falling edge.
- 5. Configure TIMx\_SMCTRL.TSEL=101 to select filtered timer input 1 (TI1FP1) as valid trigger input.
- 6. Configure TIMx\_SMCTRL.SMSEL=100 to configure the slave mode controller to reset mode.
- 7. Configure TIMx\_CCEN. CC1EN=1 and TIMx\_CCEN.CC2EN=1 to enable capture.





## Figure 9-20 PWM Input Mode Timing

Because of only filter timer input 1 (TI1FP1) and filter timer input 2 (TI2FP2) are connected to the slave mode controller, the PWM input mode can only be used with the TIMx\_CH1/TIMx\_CH2 signals.

## 9.3.8 Forced Output Mode

In output mode (TIMx\_CCMODx.CCxSEL=00), the output compare signal can be forced to active or inactive level directly by software.

TIMx\_CCMODx. OCxMD=101 can be set to force the output compare signal to active level. And the OCxREF will be forced high, OCx get the opposite value to CCxP polarity bit. On the other hand, user can set TIMx\_CCMODx. OCxMD=100 to force the output compare signal to inactive level.

In this mode, the values of the TIMx\_CCDATx shadow register and the counter still comparing with each other.

The comparison between the output compare register TIMx\_CCDATx and the counter TIMx\_CNT has no effect on OCxREF. And the flag still can be set. Therefore, the interrupt and DMA requests still can be sent.

## 9.3.9 Output Compare Mode

This function is used to control the output waveform or to indicate that a period of time has elapsed.

When the capture/compare register and the counter have the same value, the output compare function's operations are as follow:

- TIMx\_CCMODx.OCxMD is for output compare mode, and TIMx\_CCEN.CCxP is for output polarity. When the compare matches, if set TIMx\_CCMODx.OCxMD=000, the output pin will keep its level; if set TIMx\_CCMODx.OCxMD=001, the output pin will be set active; if set TIMx\_CCMODx.OCxMD=010, the output pin will be set active; if set TIMx\_CCMODx.OCxMD=010, the output pin will be set active; if set TIMx\_CCMODx.OCxMD=011, the output pin will be set to toggle.
- Set TIMx\_STS.CCxITF.



- If user set TIMx\_DINTEN.CCxIEN, a corresponding interrupt will be generated.
- If user set TIMx\_DINTEN.CCxDEN and set TIMx\_CTRL2.CCDSEL to select DMA request, the DMA request will be sent.

User can set TIMx\_CCMODx.OCxPEN to choose capture/compare shawdow registere using capture/compare preload registers (TIMx\_CCDATx) or not.

The timing resolution is one count of the counter.


In one-pulse mode, the output compare mode can also be used to output a single pulse.

Here are the configuration steps for output compare mode:

- 1. First of all, user should select the counter clock.
- 2. Secondly, set TIMx\_AR and TIMx\_CCDATx with desired data.
- 3. Set TIMx\_DINTEN.CCxIEN if user need to generate an interrupt..
- 4. Then select the output mode by set TIMx\_CCEN.CCxP, TIMx\_CCMODx.OCxMD, TIMx\_CCEN.CCxEN, etc.
- 5. At last, set TIMx\_CTRL1.CNTEN to enable the counter.

User can update the output waveform by setting TIMx\_CCDATx at any time, as long as the preload register is not enabled. Otherwise the TIMx\_CCDATx shadow register will be updated at the next update event.

Here is an example.



## Figure 9-21 Output Compare Mode, Toggle on OC1

## **9.3.10 PWM Mode**

Pulse width modulation mode is used to generate a signal with a frequency determined by the value of the TIMx\_AR

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



register and a duty cycle determined by the value of the TIMx\_CCDATx register. And depending on the value of TIMx\_CTRL1.CAMSEL, the TIM can generate PWM signal in edge-aligned mode or center-aligned mode.

User can select PWM mode 1 or PWM mode 2 by setting TIMx\_CCMODx. OCxMD=110 or setting TIMx\_CCMODx. OCxMD=111. To enable preload register, user must set corresponding TIMx\_CCMODx.OCxPEN. Then set TIMx\_CTRL1.ARPEN to auto-reload preload register.

User can set polarity of OCx by setting TIMx\_CCEN.CCxP. User need to set the combination of the value of CCxEN, CCxNEN, MOEN, OSSI, and OSSR in TIMx\_CCEN and TIMx\_BKDT to enable the output of OCx.

The values of TIMx\_CNT and TIMx\_CCDATx are always compared with each other when the TIM is under PWM mode.

Only when an update event occurs, the preload register will be transferred to the shadow register. Therefore user must reset all the registers by setting TIMx\_EVTGEN.UDGN before the counter starts counting..


#### PWM center-aligned mode

The PWM center-aligned mode is active when setting TIMx\_CTRL1.CAMSEL equal to 01, 10 or 11,. The setting of the compare flag depends on the value of TIMx\_CTRL1.CAMSEL. There are three kinds of situation that the compare flag is set, only when the counter counts up, only when the counter counts down, or when the counter counts up and counts down. The TIMx\_CTRL1.DIR is updated by hardware and must not be changed by software.

The example of center-aligned PWM waveforms is as follow, and the setting of the waveform are: TIMx\_AR=8, PWM mode 1, the compare flag is set when the counter counts down corresponding to TIMx\_CTRL1. CAMSEL=01.

192 / 585





## Figure 9-22 Center-aligned PWM Waveform (AR=8)

When using center-aligned mode, users should pay attention to the following considerations:

- It depends on the value of TIMx\_CTRL1.DIR that the counter counts up or down. Cautions that the DIR and CAMSEL bits should not be changed at the same time.
- User should not write the counter while running in center-aligned mode, otherwise it will cause unexpected results. Here are some examples:
  - If the value written into the counter is 0 or the value of TIMx\_AR, the direction will be updated but the update event will not be generated.
  - If the value written into the counter is greater than the value of auto-reload, the direction will not be updated.
- For safety reasons, it is recommended that users set TIMx\_EVTGEN.UDGN to generate an update by software before starting the counter, and do not write the counter while it is running.

## PWM edge-aligned mode

There are two kinds of configuration in edge-aligned mode, up-counting and down-counting.

• Up-counting




User can set TIMx\_CTRL1.DIR=0 to make counter counts up.

Example for PWM mode 1.

When  $TIMx_CNT < TIMx_CCDATx$ , the reference PWM signal OCxREF is high. Otherwise it will be low. If the compare value in  $TIMx_CCDATx$  is greater than the auto-reload value, the OCxREF will remains 1. Conversely, if the compare value is 0, the OCxREF will remains 0.

When TIMx\_AR=8, the PWM waveform is as follow.





#### • Down-counting

User can set TIMx\_CTRL1.DIR=1 to make counter counts down.

Example for PWM mode 1.

When  $TIMx_CNT > TIMx_CCDATx$ , the reference PWM signal OCxREF is low. Otherwise it will be high. If the compare value in  $TIMx_CCDATx$  is greater than the auto-reload value, the OCxREF will remains 1.


Note: If the nth PWM cycle CCDATx shadow register  $\geq AR$  value, the shadow register value of CCDATx in the (n+1)th PWM cycle is 0. At the moment when the counter is 0 in the (n+1)th PWM cycle, although the value of the counter = CCDATx shadow register = 0 and OCxREF = '0', no compare event will be generated.

## 9.3.11 One-pulse Mode

In the one-pulse mode (ONEPM), a trigger signal is received, and a pulse  $t_{PULSE}$  with a programmable pulse length is generated after a programmable delay  $t_{DELAY}$ . The output mode needs to be configured as output compare mode or PWM mode. After selecting one-pulse mode, the counter will stop counting after the update event UEV is generated.

194 / 585





## Figure 9-24 Example of One-pulse Mode

The following is an example of the one-pulse mode:

A rising edge trigger is detected from the TI2 input, and a pulse with a length of  $t_{PULSE}$  is generated on OC1 after a delay of  $t_{DELAY}$ .

1. Counter configuration: count up, counter  $TIMx_CNT < TIMx_CCDAT1 \le TIMx_AR$ ;

2. TI2FP2 is mapped to TI2, TIMx\_CCMOD1.CC2SEL= '01'; TI2FP2 is configured for rising edge detection, TIMx CCEN.CC2P= '0';

3. TI2FP2 acts as the trigger (TRGI) of the slave mode controller and starts the counter, TIMx\_SMCTRL.TSEL= '110', TIMx\_SMCTRL.SMSEL= '110' (trigger mode);

4. The count value to be delayed (t<sub>DELAY</sub>) is written to TIMx\_CCDAT1, TIMx\_AR - TIMx\_CCDAT1 is the count value of the pulse length t<sub>PULSE</sub>;

5. Configure TIMx\_CTRL1.ONEPM=1 to enable single pulse mode, configure TIMx\_CCMOD1.OC1MD = '111'to select PWM2 mode;

6. Wait for an external trigger event on TI2, and a one pulse waveform will be output on OC1;

## Special case: OCx fast enable:

In one-pulse mode, an edge is detected through the TIx input, and triggers the start of the counter to count to the comparison value and output a pulse. These operations limit the minimum delay  $t_{DELAY}$  that can be achieved.

You can set TIMx\_CCMODx.OCxFEN=1 to turn on OCx fast enable, the OCxREF signal will be forced to be converted to the same level as the comparison match occurs immediately after triggering the rising edge, no matter what the

195 / 585



comparison result is. OCxFEN fast enable takes effect only when the channel mode is configured for PWM1 and PWM2 modes.

## 9.3.12 Clearing The Ocxref Signal on An External Event

If setting TIMx\_CCMODx.OCxCEN=1, high level of ETRF input can be used to driven the OCxREF signal to low and the OCxREF signal will remains low until the next UEV happens. Only output compare and PWM modes can use this function. This cannot be used when it is in forced mode.

For example: The ETR signal is connected to the output of the comparator to control the current. The operation for ETR should be as follow:

- 1. Set TIMx\_SMCTRL.EXTPS=00 to disable the external trigger prescaler.
- 2. Set TIMx\_SMCTRL.EXCEN=0 t o disable the external clock mode 2.
- 3. Set TIMx\_SMCTRL.EXTP and TIMx\_SMCTRL.EXTF to configure the external trigger polarity and external trigger filter according to the need.

Example for the case that the behavior of OCxREF signal for different value of OCxCEN when ETRF input becomes high. Timer is set to be in PWM mode in this case.




Figure 9-25 Clearing The Ocxref of Timx

## 9.3.13 Complementary Outputs with Dead-time Insertion

The advanced-control timer can output two complementary signals, and manage the switching-off and switching-on instants of outputs. This is called dead-time. it has to be adjusted depending on the devices connected to the outputs and their characteristics.

The polarity of outputs is set by TIMx\_CCEN.CCxP and TIMx\_CCEN.CCxNP. And this selection is independently for each output.



The complementary signals OCx and OCxN are set by the combination of several control bits, which are TIMx\_CCEN.CCxEN, TIMx\_CCEN.CCxNEN, TIMx\_BKDT.MOEN, TIMx\_CTRL2.OIx, TIMx\_CTRL2.OIxN, TIMx\_BKDT.OSSI, and TIMx\_BKDT.OSSR. the dead-time will be activated when switching to the IDLE state,.

whenTIMx\_CCEN.CCxEN and TIMx\_CCEN.CCxNEN are set at the same time, a dead-time will be insert. If there is a break circuit, the TIMx\_BKDT.MOEN should be set too. There are 10-bit dead-time generators for each channel.

Reference waveform OCxREF can generates 2 outputs OCx and OCxN. If OCx and OCxN are active high, the OCx ouput signal is the same as the reference signal and the OCxN output signal is the opposite of the reference signal. However, OCx output signal will be delayed relative to the reference rising edge, and the OCxN output signal will be delayed relative to the reference falling edge. If the delay is greater than the width of the active OCx or OCxN output, the corresponding pulse will not generated.

The relationships between the output signals of the dead-time generator and the reference signal OCxREF are as follow.

Assume that TIMx\_CCEN.CCxP=0, TIMx\_CCEN.CCxNP=0, TIMx\_BKDT.MOEN=1, TIMx\_CCEN.CCxEN=1, TIMx CCEN.CCxNEN=1.




Figure 9-26 Complementary Output with Dead-time Insertion

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



TIMx\_BKDT.DTGN is set to program the dead-time delay for each of the channels.

#### Redirecting OCxREF to OCx or OCxN

In output mode, OCxREF can be re-directed to the OCx output or to OCxN output by setting TIMx\_CCEN.CCxEN and TIMx\_CCEN.CCxNEN.Here are two ways to use this function. When the complementary remains at its inactive level, user can use this function to send a specific waveform, such as PWM or static active level. User can also use this function to set both outputs in their inactive level or both outputs active and complementary with dead-time.

If TIMx\_CCEN.CCxEN=0 and TIMx\_CCEN.CCxNEN=1, it will not complemented, and OCxN will become active when OCxREF is high. On the other hand, if TIMx\_CCEN.CCxEN=1 and TIMx\_CCEN.CCxNEN=1, OCx will become active when OCxREF is high. On the contrary, OCxN will become active when OCxREF is low.

## 9.3.14 Break Function

The output enable signals and inactive levels will be modified by setting the corresponding control bits when using the break function. The output of OCx and OCxN cannot at the active level at the same time no matter when, that is  $(CCxP^OIx)^{(CCxNP^OIxN)!=0}$ .

When multiple break signals are enabled, each break signal constitutes an OR logic. Here are some signal which can be the source of breaking.

- The break input pin
- A clock failure event, generated by the clock security system in the clock controller.
- A PVD failure event.
- Core Hardfault event.
- The output signal of the comparator (configured in the comparator module, high level break).
- By software through the TIMx\_EVTGEN.BGN.

The break circuit will be disable after reset. And the MOEN bit will be low. TIMx\_BKDT.BKEN can be set to enable the break function. The polarity of break input signal can be selected by setting TIMx\_BKDT.BKP. The TIMx\_BKDT.BKEN and TIMx\_BKDT.BKP can be modified at the same time. After setting the TIMx\_BKDT.BKEN and TIMx\_BKDT.BKP, there is 1 APB clock cycle delay before the configuration take effect. Therefore, user need to wait 1 APB clock cycle to read back the written bit value.

The falling edge of MOEN can be asynchronous, so there set a resynchronization circuit between the actual signal and the synchronous control bit. This circuit will cause a delay between the asynchronous and the synchronous signal. If TIMx\_BKDT.MOEN is set whereas it was low, a delay must be inserted before reading the value. Because an asynchronous signal was written but user read the synchronous signal.

The behaviors that after a break occurs are as follow:

- TIMx\_BKDT.MOEN will be cleared asynchronously, then the outputs will be put in inactive state, idle state or reset state. The state of output is selected by setting TIMx\_BKDT.OSSI. This will take effect even if the MCU oscillator is off.
- Once TIMx\_BKDT.MOEN=0, each output channel will be driven with the level programmed in TIMx\_CTRL2.OIx. Timer will release the enable outputs(taken over by GPIO controller) if TIMx\_BKDT.OSSI=0, otherwise it will remains high.




- If user choose to use complementary outputs, the behaviors of TIM are as follow
  - The outputs will be set in reset state first depending on the polarity. It is an asynchronous option so it still works even if there is no clock provided to the timer.
  - The dead-time generator will be reactivated if the timer clock is still provided, and drive the outputs according to the value of TIMx\_CTRL2.OIx and TIMx\_CTRL2.OIxN after the dead-time when (CCxP ^ OIx) ^ (CCxNP^OIxN)! = 0, that is, the OCx and OCxN still cannot be driven to active level at the same time. Note that the dead-time will be longer than usual because of the resynchronization on MOEN (almost 2 cycles of ck\_tim).
  - Timer will release the output control if TIMx\_BKDT.OSSI=0. Otherwise, if the enable output was high, it will remain high. If it was low, it will become high when TIMx\_CCEN.CCxEN or TIMx\_CCEN.CCxNEN is high.
- If TIMx\_DINTEN.BIEN=1, an interrupt will be generated when TIMx\_STS.BITF=1.
- If user set TIMx\_BKDT.AOEN, the TIMx\_BKDT.MOEN will be set automatically when the next UEV happened. User can use this to regulate. If user did not set TIMx\_BKDT.AOEN, the TIMx\_BKDT.MOEN will remain low until been set 1 again. At this situation, user can use this for security. User can connect the break input to thermal sensors, alarm for power drivers, or other security components.
- When the break input is active, TIMx\_BKDT.MOEN cannot be set automatically or by software at the same time, and the TIMx\_STS.BITF cannot be cleared. Because the break inputs are active on level.

To insure the security of application, the break circuit has the write protection function, and there is break input and output management too. It allow user to freeze some parameters, such as dead-time duration, OCx/OCxN polarities and state when disabled, OCxMD configurations, break enable and polarity. User can choose one of the 3 levels of protection to use by setting TIMx\_BKDT.LCKCFG. However, the TIMx\_BKDT.LCKCFG can only be written once after an MCU reset.

An example for output behavior in response to a break is as follow





## Figure 9-27 Output Behavior in Response to A Break

## 9.3.15 Debug Mode

When the microcontroller is in debug mode (the Cortex<sup>®</sup>-M0 core halted), depending on the DBG\_CTRL.TIMx\_STOP configuration in the PWR module, the TIMx counter can either continue to operation normally or stop. For more details refer to Section 3.3.2.

## 9.3.16 Timx and External Trigger Synchronization

TIMx timers can be synchronized by a trigger in slave modes (reset, trigger and gated).

## Slave mode: Reset mode

In reset mode, the trigger event can reset the counter and the prescaler updates the preload registers TIMx\_AR, TIMx\_CCDATx, and generates the update event UEV (TIMx\_CTRL1.UPRS=0).


The following is an example of a reset mode:

- 1. Channel 1 is configured as input to detect the rising edge of TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx CCEN.CC1P=0);
- 2. The slave mode is selected as reset mode (TIMx\_SMCTRL.SMSEL=100), and the trigger input is selected as TI1 (TIMx\_SMCTRL.TSEL=101);
- 3. Start counter (TIMx\_CTRL1.CNTEN = 1).

After starting the timer, when TI1 detects a rising edge, the counter resets and restarts counting, and the trigger flag is set (TIMx STS.TITF=1);



The delay between the rising edge on TI1 and the actual reset of the counter is due to the resynchronization circuit on TI1 input.



#### Figure 9-28 Control Circuit in Reset Mode

#### Slave mode: trigger mode

In trigger mode, the trigger event (rising edge/falling edge) of the input port can trigger the counter to start counting.

The following is an example of a trigger pattern:

- 1. Channel 2 is configured as input to detect the rising edge of TI2 (TIMx\_CCMOD1.CC2SEL=01, TIMx\_CCEN.CC2P=0);
- 2. Select the slave mode as the trigger mode (TIMx\_SMCTRL.SMSEL=110), select TI2 for trigger input (TIMx\_SMCTRL.TSEL=110);

When a rising edge is detected on TI2, the counter starts counting, and the trigger flag is set (TIMx\_STS.TITF=1);

The delay between the rising edge on TI2 and the actual start of the counter is due to the resynchronization circuit on TI2 input.



64	X65X66X67X68X
	64

## Figure 9-29 Control Circuit in Trigger Mode

#### Slave mode: gated mode

In gated control mode, the level polarity of the input port can control whether the counter counts or not.


The following is an example of a gated pattern:

- 1. Channel 1 is configured as input detection active low on TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx\_CCEN.CC1P=1);
- 2. Select the slave mode as the gated mode (TIMx\_SMCTRL.SMSEL=101), and select TI1 as the trigger input (TIMx\_SMCTRL.TSEL=101);
- 3. Start counter(TIMx\_CTRL1.CNTEN=1).

When TI1 detects that the level changes from low to high, the counter stops counting, and when TI1 detects that the level changes from high to low, the counter starts counting, and the trigger flag will be set (TIMx\_STS.TITF=1) when it starts or stops counting;

The delay between the rising edge on TI1 and the actual stop of the counter is due to the resynchronization circuit on TI1 input.





#### Figure 9-30 Control Circuit in Gated Mode

#### Slave mode: trigger mode + external clock mode 2


In reset mode, trigger mode and gated mode, the counter clock can be selected as external clock mode 2, and the ETR signal is used as the external clock source input. At this time, the trigger selection needs to select non-ETRF (TIMx\_SMCTRL.TSEL=111).

Here is an example:

- 1. Channel 1 is configured as input to detect the rising edge of TI1 (TIMx\_CCMOD1.CC1SEL=01, TIMx\_CCEN.CC1P=0);
- Enable external clock mode 2 (TIMx\_SMCTRL.EXCEN=1), select rising edge for external trigger polarity (TIMx\_SMCTRL.EXTP=0), select slave mode as trigger mode (TIMx\_SMCTRL.SMSEL=110), select TI1 for trigger input (TIMx\_SMCTRL.TSEL=101);

When TI1 detects a rising edge, the counter starts counting on the rising edge of ETR, and the trigger flag is set (TIMx\_STS.TITF=1);





## Figure 9-31 Control Circuit in Trigger Mode + External Clock Mode2

## 9.3.17 Timer Synchronization

All TIM timers are internally connected for timer synchronization or chaining. For more details, refer to Section 10.3.14.

## 9.3.18 Generating Six-step PWM Output

In order to modify the configuration of all channels at the same time, the configuration of the next step can be set in advance (the preloaded bits are OCxMD, CCxEN and CCxNEN). When a COM commutation event occurs, the OCxMD, CCxEN, and CCxNEN preload bits are transferred to the shadow register bits.


Methods to generate a COM commutation event:

- 1. Setting TIMx\_EVTGEN.CCUDGN by software;
- 2. Generated by hardware on the rising edge of TRGI;

When a COM commutation event occurs, the TIMx\_STS.COMITF flag will be set, enabling interrupts (TIMx\_DINTEN.COMIEN) will trigger interrupts, and enabling DMA requests (TIMx\_DINTEN.COMDEN) will generate DMA requests.

The following figure shows the output timing diagram of OCx and OCxN when a COM commutation event occurs in three different configurations:





## Figure 9-32 6-Step PWM Generation, COM Example (OSSR=1)

## 9.3.19 Encoder Interface Mode

The encoder uses two inputs TI1 and TI2 as the interface and the counter counts on every edge change on TI1FP1 or TI2FP2. The counting direction is automatically controlled by hardware TIMx\_CTRL1.DIR. There are three types of encoder counting modes:

- 1. The counter only counts on the edge of TI1, TIMx\_SMCTRL.SMSEL = '001';
- 2. The counter only counts on the edge of TI2, TIMx\_SMCTRL.SMSEL ='010';
- 3. The counter counts on the edges of TI1 and TI2 at the same time, TIMx\_SMCTRL.SMSEL = '011';

The encoder interface is equivalent to using an external clock with direction selection, and the counter only counts continuously between 0 and the auto-reload value (TIMx\_AR.AR [15:0]). Therefore, it is necessary to configure the auto-reload register TIMx\_AR in advance.

Note: Encoder mode and external clock mode 2 are not compatible and must not be selected together.

The relationship between the counting direction and the encoder signal is shown in Table 9-1 Counting Direction Versus Encoder Signals:




	Level On Opposite	TI1FP1	Signal	TI2FP2	2 Signal
Active Edge	Signals	Rising	Falling	Rising	Falling
	(TI1FP1 forTI2,				
	TI2FP2 for TI1)				
Counting only at TI1	High	Counting down	Counting up	Don't count	Don't count
	Low	Counting up	Counting down	Don't count	Don't count
Counting only at TI2	High	Don't count	Don't count	Counting up	Counting down
	Low	Don't count	Don't count	Counting down	Counting up
Counting on	High	Counting down	Counting up	Counting up	Counting down
TI1 and TI2	Low	Counting up	Counting down	Counting down	Counting up

#### **Table 9-1 Counting Direction Versus Encoder Signals**

Here is an example of an encoder with dual edge select for triggering to suppress input jitter:


- 1. IC1FP1 is mapped to TI1 (TIMx\_CCMOD1.CC1SEL= '01'), IC1FP1 is not inverted (TIMx\_CCEN.CC1P= '0');
- 2. IC1FP2 is mapped to TI2 (TIMx\_CCMOD2.CC2SEL= '01'), IC2FP2 is not inverted (TIMx\_CCEN.CC2P= '0');
- 3. The input is active at both rising and falling edges (TIMx\_SMCTRL.SMSEL = '011');
- 4. Enable counter TIMx\_CTRL1.CNTEN= '1';

## Figure 9-33 Example of Counter Operation in Encoder Interface Mode



The following figure shows the example of counter behavior when IC1FP1 polarity is inverted (CC1P= '1', other configurations are the same as above)





## Figure 9-34 Encoder Interface Mode Example with IC1FP1 Polarity Inverted



## 9.3.20 Interfacing with Hall Sensor

The Hall sensor is connected to the three input pins (CC1, CC2 and CC3) of the timer, then select the XOR function to pass the inputs of TIMx\_CH1, TIMx\_CH2 and TIMx\_CH3 through the XOR gate as the output of TI1 to channel 1 for capture signal.

The timer needs to be configured as the reset mode in slave mode (TIMx\_SMCTRL.SMSEL= '100'); the edge of the trigger select TI1 triggers TI1F\_ED (TIMx\_SMCTRL.TSEL= '100'), any change in the Hall 3 inputs will trigger the counter to recount, so it is used as a time base; the capture/compare channel 1 is configured to capture the TRC signal in capture mode (TIMx\_CCMOD1.CC1SEL= '11'), which is used to calculate the two input time intervals, thereby reflecting the motor speed.


Select timer channel 2 to output pulses to the advanced timer, trigger the COM event of the advanced timer, and update the control bits of the output PWM. The trigger selection of the advanced timer needs to select the corresponding internal trigger signal (TIMx\_SMCTRL.TSEL="ITRx"), the capture/compare preload control bit needs to be configured to support preload (TIMx\_CTRL2.CCPCTL=1) and support the rising edge of TRGI Trigger an update (TIMx\_CTRL2.CCUSEL=1).

This example is shown in the following figure.

208 / 585



nsing.com.sg



## Figure 9-35 Example of Hall Sensor Interface

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



# 9.4 Timx Register Description(x=1, 8)

For abbreviations used in registers, refer to Section 1.1

All register operations must be performed in half word (16-bits) or one word (32-bits).

## 9.4.1 Register Overview

#### Table 9-2 Register Overview

Offset	Register	31 30 30 22 22 22 22 22 22 22 19 19	18	17	16	15	14	13	12	Ξ	10	6	×	2	9	5	4	3	5	1	0
000h	TIMx_CTRL1	Reserved		PBKPEN	LBKPEN	CLRSEL	Reserved	Reserved	Reserved	CISEL	IOMBKPEN	CLKD[1:0]		ARPEN	LU-LI LESALO	CAMSEL[1:0]	DIR	ONEPM	UPRS	UPDIS	CNTEN
	Reset Value			0	0	0				0	0	0	0	0	0	0	0	0	0	0	0
004h	TIMx_CTRL2	Reserved	OI6	Reserved	OI5	Reserved	OI4	OI3N	013	OI2N	012	OIIN	IIO	THISEL		MMSEL[2:0]		CCDSEL	CCUSEL	Reserved	CCPCTL
	Reset Value		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0		0
008h	TIMx_SMCTRL	Reserved				EXTP	EXCEN	EXTPS[1:0]			EXTE[3-0]	[0:c] 11 X/1		MSMD		TSEL[2:0]		Reserved		SMSEL[2:0]	
	Reset Value					0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
00Ch	TIMx_DINTEN	Reserved					TDEN	COMDEN	CC4DEN	CC3DEN	CC2DEN	CCIDEN	UDEN	BIEN	TIEN	COMIEN	CC4IEN	<b>CC3IEN</b>	<b>CC2IEN</b>	CCIIEN	UIEN
	Reset Value			-			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
010h	TIMx_STS	Reserved		CC6ITF	CC5ITF		Reserved		CC40CF	CC30CF	CC2OCF	CCIOCF	Reserved	BITF	TITF	COMITF	CC4ITF	CC3ITF	CC2ITF	CC1ITF	UDITF
	Reset Value			0	0				0	0	0	0		0	0	0	0	0	0	0	0
014h	TIMx_EVTGEN	Reserved												BGN	TGN	CCUDGN	CC4GN	CC3GN	CC2GN	CCIGN	UDGN
	Reset Value									1	1			0	0	0	0	0	0	0	0
	TIMx_CCMOD1 Output compare mode	Reserved				<b>OC2CEN</b>		OC2MD[2:0]		<b>OC2PEN</b>	<b>OC2FEN</b>	CC2SEL11-01	[0:1]HT0700	OCICEN		OC1MD[2:0]		OCIPEN	OCIFEN	CC1SEI [1:0]	
018h	Reset Value					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TIMx_CCMOD1 Input capture mode	Reserved					103613-01	1027[3:0]		IC2PSCF1-01		CC2SEL[1:0]	[n:1]776700		101 EF3.01	10.17[3:0]		10-110-301-01	[0:1]heJIh	CC1SEI [1-0]	F
	Reset Value					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01Ch	TIMx_CCMOD2 Output compare mode	Reserved				OC4CEN		OC4MD[2:0]		OC4PEN	OC4FEN	CC4SEL[1:0]	[e:1]776100	<b>OC3CEN</b>		OC3MD[2:0]		<b>OC3PEN</b>	<b>OC3FEN</b>	CC3 SEI [1:0]	
	Reset Value					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01Ch	TIMx_CCMOD2 Input capture mode	Reserved					10,1812-01	1C4r[3:0]		IC4PSC[1-0]		CC4SEL11-01	[0:1]HTGLOO		10.2EF2.01	10:0]		10.13050601	[0:1]Deleot	CC3SEI [1-0]	·
	Reset Value				1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
020h	TIMx_CCEN Reset Value	Reserved o CC6P CC6EN	Neser veu	o CC5P	0 CC5EN		Keserved	o CC4P	0 CC4EN	o CC3NP	o CC3NEN	o CC3P	o CC3EN	o CC2NP	o CC2NEN	o CC2P	o CC2EN	o CCINP	o CCINEN	o CC1P	0 CCIEN
	reset value			0	U			U	0	U	U	U	U	U	U	U	U	U	U	0	0




Offset	Register	33 33 33 33 33 33 33 33 34 32 32 32 32 32 32 32 32 32 32 32 32 32	15	14	13	12	11	10	6 8	7	9	0 4	3	2	- 0
02.41	TIMx_CNT								CNT[	[15:0]					
024h	Reset Value	Reserved	0	0	0	0	0	0	0 0	0	0	) 0	0	0	0 0
	TIMx_PSC								PSC[	15:01					
028h	Reset Value	Reserved	0	0	0	0	0	0	0 0	0	0	) 0	0	0	0 0
	Reset value		0	U	0	0	0	0	0 0	0	0	, 0	0	U	0 0
02Ch	TIMx_AR	Reserved	AR[15:0]												
	Reset Value		1	1	1	1	1	1	1 1	1	1	1	1	1	1 1
								i							
030h	TIMx_REPCNT	Reserved										REPC	NT[7:	0]	
	Reset Value									0	0	) 0	0	0	0 0
034h	TIMx_CCDAT1	Reserved							CCDAT	1[15:	0]				
0.5 111	Reset Value		0	0	0	0	0	0	0 0	0		) 0	0	0	0 0
038h	TIMx_CCDAT2	Reserved		-	1		1	-	CCDAT		_		-		
	Reset Value		0	0	0	0	0	0	0 0	0		) 0	0	0	0 0
03Ch	TIMx_CCDAT3 Reset Value	Reserved	0	0	0	0	0	0	CCDAT	3[15:		) 0	0	0	0 0
			0	0	0	0	0	0	CCDAT			) 0	0	0	0 0
040h	TIMx_CCDAT4 Reset Value	Reserved	0	0	0	0	0	0	0 0	4[15:		) 0	0	0	0 0
	Reset value		0	U	0	0	0	0		0	0	, 0	0	U	0 0
	TIMx_BKDT			AOEN	BKP	BKEN	OSSR	ISSO	LCKCFG[1:0]			DTO	3N[7:0]	1	
044h	TIMA_BKD1	Reserved	MOEN	AC	BI	BK	OS	õ	CKCI			DIC	JIN[7.0	I	
								-	ГC						
	Reset Value		0	0	0	0	0	0	0 0	0	0	) 0	0	0	0 0
		g									eq				
048h	TIMx_DCTRL	Reserved					DBI	LEN[·	4:0]		Reserved		DBA	DDR	[4:0]
	Reset Value	Re				0	0	0	0 0	-	Re	0	0	0	0 0
						0	0	0				0	0	0	0 0
04Ch	TIMx_DADDR	Reserved							BURST	F[15:0	)]				
	Reset Value		0	0	0	0	0	0	0 0	0	0	0 0	0	0	0 0
			7		<u>[</u>		7	7		7		2	7	7	
			OC6CEN		OC6MD[2:0]		OC6PEN	OC6FEN	ved	OC5CEN		้ด:7ไตเพราก	OC5PEN	<b>OC5FEN</b>	ved
054h		Reserved	0C(		C6N		oce	0C(	Reserved	OC5	1	S	oc;	OC!	Reserved
									R						Ч
	Reset Value		0	0	0	0	0	0		0	0	) 0	0	0	
058h	TIMx_CCDAT5	Reserved							CCDAT	5[15:	0]				
	Reset Value	Koorrou			0	0	0	0	0 0	0	0	) 0	0	0	0 0
0501	TIMx_CCDAT6			CCDAT6[15:0]											
05Ch	Reset Value	Reserved	0	0	0	0	0	0	0 0	0	0	) 0	0	0	0 0

## 9.4.2 Control Register 1 (TIMx\_CTRL1)

Offset address: 0x00

Reset value: 0x0000 0000



Bit Field	Name	Description				
31:18	Reserved	eserved, the reset value must be maintained				
17	PBKPEN	PVD as BKP enable				
		0: Disable				
		1: Enable				



9: Select the external OCXREF clear from ETR 1: Select the internal OCXREF clear from COMP(COMP1/COMP2/COMP3)       14:12     Reserved     Reserved, the reset value must be maintained       11     CISEL     Channel 1 selection 0: Select external CH1 signal from IOM 1: Select internal CH1 signal from COMP(COMP1/COMP2/COMP3)       10     IOMBKPEN     Enabling IOM as BKP 0: Enable 1: Disable       9:8     CLKD[1:0]     Clock drivian CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DTS (clock used for dead-time generator and digital filters (ETR, TLS)) 00: turns = 4 × toc_INT 10: turns = 4 × toc	Bit Field	Name	Description
15     CLRSEL     OCXREF clear selection 0: Select the external OCXREF clear from ETR 1: Select the internal OCXREF clear from COMP(COMP1/COMP2/COMP3)       14:12     Reserved     Reserved, the reset value must be maintained       11     CISEL     Channel 1 selection 0: Select external CH1 signal from IOM 1: Select internal CI1 signal from COMP(COMP1/COMP2/COMP3)       10     IOMBKPEN     Enabling IOM as BKP 0: Fnable 1: Disable       9:8     CLKD[1:0]     Clock division CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DTS (clock used for dead-time generator and digital filters (ETR, TIS)) 00: turs = 4 × tac_INT 10: turs = 2 × tac_INT 10: turs = 1	16	LBKPEN	LockUp as BKP enable
15     CLRSEL     OCxREF clear selection       0: Select the external OCxREF clear from TTR     1: Select the internal OCXREF clear from COMP(COMP1/COMP2/COMP3)       14:12     Reserved     Reserved, the reset value must be maintained       11     CISEL     Channel 1 selection       0: Select external CH1 signal from IOM     1: Select internal CH1 signal from COMP(COMP1/COMP2/COMP3)       10     IOMBKPIN     Enabling IOM as BKP       0: Enable     1: Disable       9:8     CLKD[1:0]     Clckd division       CLKD[1:0]     Clckd division     CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DIS (clock used for dead-time generator and digital filters (ETR, TIS))       00: turs = tx_NPT     01: turs = tx_NPT       10: turs = tx_NPT     10: select endemdo selection       00: turs = tx_NPT     11: Reserved, do not use this configuration       7     ARPEN     ARPEN: Auto-reload preload enable       0: Stadow register disable for TIMx_AR register     1: Shadow register enable for TIMx_AR register       6:5     CAMSEL[1:0]     Center-aligned mode. 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       01: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to			0: Disable
14:12     Reserved     Reserved, the reset value must be maintained       14:12     Reserved     Reserved, the reset value must be maintained       11     C1SEL     Channel 1 selection       11     C1SEL     Channel 1 selection       12     Reserved     Enabling 10M as BKP       13     IOMBKPEN     Enabling 10M as BKP       14:12     CLKD[1:0]     Clock drivian       15     Distance     CLKD[1:0]       16     Clock drivian       7     ARPEN     CLKD[1:0]       7     ARPEN     One-radig for the division ratio between CK_INT (timer clock) and DTS (clock used for dead-time generator and digital filters (ETR, TLS))       10: turns = 4 × tcx_INT     10: turns = 4 × tcx_INT       10: turns = 4 × tcx_INT     10: turns = 4 × tcx_INT       11: Reserved, do not use this configuration     0: Shadow register disable for TIMx_AR register       7     ARPEN     Center-aligned mode selection       00: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       01: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       10: Center-aligned mode 3. The counter counts in center-alig			1: Enable
Is Select the internal OCxREF clear from COMP(COMP1/COMP2/COMP3)           14:12         Reserved         Reserved, the reset value must be maintained           11         C1SEL         Channel 1 selection           0: Select external CH1 signal from IOM         I: Select internal CH1 signal from COMP(COMP1/COMP2/COMP3)           10         IOMBKPEN         Enabling IOM as BKP           0: Fnable         I: Dissole           9:8         CLKD[1:0]         Clock division           CLKD[1:0]         Clock division           CLKD[1:0]         Clock division           CLKD[1:0]         Clock division           0: tors = tx_nxr         OI: tors = tx_nxr           01: tors = 2 × tcx_pxr         II: Reserved, do not use this configuration           7         ARPEN         ARPEN: Auto-reload preload enable           0: Shadow register enable for TIMx_AR register         I: Shadow register enable for TIMx_AR register           6:5         CAMSEL[1:0]         Center-aligned mode selection           00: Edge-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.           11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.           10: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare int	15	CLRSEL	OCxREF clear selection
14:12       Reserved       Reserved, the reset value must be maintained         11       CISEL       Channel 1 selection         0: Select external CH1 signal from IOM       1: Select internal CH1 signal from COMP(COMP1/COMP2/COMP3)         10       IOMBKPEN       Enable         1: Disable       0: Enable         1: Disable       0: Enable         1: Disable       0: Enable         0: tors = tcx_NT       OI: tors = tcx_NT         00: tors = tcx_NT       0: tors = tcx_NT         01: tors = 2 × tcx_NT       10: tors = 2 × tcx_NT         10: tors = 2 × tcx_NT       11: tors = 2 × tcx_NT         10: tors = 1 × tcx_NT       11: tors = 2 × tcx_NT         10: tors = 2 × tcx_NT       11: tors = 2 × tcx_NT         11: tors = 2 × tcx_NT       11: tors = 2 × tcx_NT         11: tors = 2 × tcx_NT       11: tors = 2 × tcx_NT         11: tors = 2 × tcx_NT       11: tors = 1 × tacy_NT         0: tors = tcx_NT       11: tors = 1 × tacy_NT         11: tors = 2 × tcx_NT       11: tors = 2 × tcx_NT         11: tors = 2 × tcx_NT       11: tors = 2 × tcx_NT         11: tors = 2 × tacy_NT       11: tors = 2 × tacy_NT         11: tors = 2 × tacy_NT       11: tors = 2 × tacy_NT         11: tors = 1 × tado reload enable       0: Thadow register enabl			0: Select the external OCxREF clear from ETR
11       C1SEL       Channel i selection         0: Select external CH1 signal from IOM       1: Select internal CH1 signal from COMP(COMP1/COMP2/COMP3)         10       IOMBKPEN       Enabling IOM as BKP         0: Enable       1: Dissible         9:8       CLKD[1:0]       Clock division         CLKD[1:0]       Clock division         01: tors = 2 × tcx_NT       01: tors = 2 × tcx_NT         10: tors = 4 × txx_NT       11: Reserved, do not use this configuration         7       ARPEN       ARPEN: Auto-reload preload enable         0: Shadow register disable for TIMx_AR register       1: Shadow register disable for TIMx_AR register         1: Shadow register disable for TIMx_AR register       1: Center-aligned mode selection         00: Center-aligned mode selection       01: Center-aligned mode selection         01: Center-aligned mode selection       01: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         10: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode when the counter is stil enabled (TIMx_CTRLLCNTEN = 1). <td< td=""><td></td><td></td><td>1: Select the internal OCxREF clear from COMP(COMP1/COMP2/COMP3)</td></td<>			1: Select the internal OCxREF clear from COMP(COMP1/COMP2/COMP3)
0: Select external CH1 signal from IOM 1: Select internal CH1 signal from COMP(COMP1/COMP2/COMP3)       10     IOMBKPEN     Enabling IOM as BKP 0: Enable 1: Disable       9:8     CLKD[1:0]     Clock division CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DTS (clock used for dead-time generator and digital filters (ETR, TIx)) 00: tors = toc, psr 01: tors = 2 × tcx, NT 10: tors = 2 × tcx, NT 11: Reserved, do not use this configuration       7     ARPEN     ARPEN: Auto-reload preload enable 0: Shadow register disable for TIMx_AR register 1: Shadow register enable for TIMx_AR register 1: Shadow register enable for TIMx_AR register 1: Shadow register onable on 0: Edge-aligned mode t. TIMs_CTRL1.DIR specifies up-counting. 01: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting. 10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. 11: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. 11: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIM_CTRL1.CNTEN = 1). 4       4     DIR     Oue-poulse mode 0: Dissible one-pulse mode, the counter is configured in center-aligned mode or encoder mode.       3     ONEPM     One-pulse mode, the counter stops counting when the next update event occurs. 1: Enable one-pulse mode, the counter stops counting when the next update event occurs.	14:12	Reserved	Reserved, the reset value must be maintained
1: Select internal CH1 signal from COMP(COMP1/COMP2/COMP3)         10       IOMBKPEN       Enabling IOM as BKP         0: Enable       1: Disable         1: Disable       1: Disable         9:8       CLKD[1:0]       Clock division         CLKD[1:0]       Clock division and digital filters (ETR, TIs))       00: tors = tcx_Nrt         01: tors = 2 × tcx_Nrt       10: tors = 2 × tcx_Nrt       11: Reserved, do not use this configuration         7       ARPEN       ARPEN: Auto-reload preload enable       0: shadow register disable for TIMx_AR register         1: Shadow register disable for TIMx_AR register       1: Shadow register disable for TIMx_AR register       1: Shadow register disable for TIMx_AR register         6:5       CAMSEL[1:0]       Center-aligned mode selection       00: Edge-aligned mode selection         01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.       10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         4       DIR       Direction       0: Up-counting       1: Down-counting.         1: Down-counting       Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM       One-pulse mode, the counter stops counting when the next update ev	11	C1SEL	Channel 1 selection
10         IOMBKPEN         Enabling IOM as BKP           0: Enable         1: Disable           9:8         CLKD[1:0]         Clock division           CLKD[1:0]         Clock division           0: turs = t <sub>CK_NT</sub> 0: turs = t_CK_NT         10: turs = t_CK_NT           10: turs = 4 × tcK_NT         11: Reserved, do not use this configuration           7         ARPEN         ARPEN: Auto-reload preload enable           0: Shadow register disable for TIMx_AR register         1: Shadow register disable for TIMx_AR register           1: Shadow register disable for TIMx_CTRL1.DIR specifies up-counting or down-counting.         01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.           0: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.           11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.           11: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.           11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.           11: Center-aligned mode 3.			0: Select external CH1 signal from IOM
0: Enable       1: Disable         9:8       CLKD[1:0]       Clock division         9:8       CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DTS (clock used for dead-time generator and digital filters (ETR, TIx))       00: turs = tox, INT         01: turs = 2 × tox, INT       01: turs = 4 × tox, INT       01: turs = 4 × tox, INT         10: turs = 4 × tox, INT       01: turs = 4 × tox, INT       01: turs = 4 × tox, INT         7       ARPEN       ARPEN: Auto-reload preload enable       0: Shadow register disable for TIMx_AR register         6:5       CAMSEL[1:0]       Center-aligned mode selection       00: Edge-aligned mode selection         01: center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode is not allowed when the counter is sult enabled (TIMs_CTRL1.CNTEN = 1).         4       DIR       Direction         0: Up-counting       1: Down-counting         1: Down-counting       0: Up-counting         1: Down-counting       0: Do-pulse mode         1: Down-count			1: Select internal CH1 signal from COMP(COMP1/COMP2/COMP3)
I: Disable           9:8         CLKD[1:0]         Clock division CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DTS (clock used for dead-time generator and digital filters (ETR, TIS)) 00: tors = tcK_INT 01: tors = 2 × tcK_INT 10: tors = 2 × tcK_INT 11: Reserved, do not use this configuration           7         ARPEN         ARPEN: Auto-reload preload enable 0: Shadow register disable for TIMX_AR register 1: Shadow register disable for TIMX_AR register           6:5         CAMSEL[1:0]         Center-aligned mode selection 00: Edge-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. 10: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. 11: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. 11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. 11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. Note: Switching from edge-aligned mode to center-aligned mode is in allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).           4         DIR         Direction 0: Up-counting Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.           3         ONEPM         One-pulse mode 0: Disable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)	10	IOMBKPEN	Enabling IOM as BKP
9:8       CLKD[1:0]       Clock division         9:8       CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DTS (clock used for dead-time generator and digital filters (ETR, TIx))       00: tors = t_{CK_DNT}         00: tors = t_{CK_DNT}       01: tors = 2 × toc, NT       10: tors = 4 × toc, NT         10: tors = 4 × toc, NT       11: Reserved, do not use this configuration         7       ARPEN       ARPEN: Auto-reload preload enable         0: Shadow register disable for TIMx_AR register       1: Shadow register enable for TIMx_AR register         6:5       CAMSEL[1:0]       Center-aligned mode selection         00: Edge-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when dwon-counting.         01: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode and the output compare interrupt flag bit is set to 1 when up-counting.         4       DIR       Direction         0: Up-counting       1: Down-counting         1: Down-counting       1: Down-counting         1: Down-counting       1: Down-counting         3       ONEPM       One-pulse mo			0: Enable
CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DTS (clock used for dead-time generator and digital filters (ETR, TIx))         00: tors = tck_NT         01: tors = 2 × tck_NT         10: tors = 4 × tck_NT         11: Reserved, do not use this configuration         7       ARPEN         ARPEN       ARPEN: Auto-reload preload enable         0: Shadow register enable for TIMx_AR register         1: Shadow register enable for TIMx_AR register         6:5       CAMSEL[1:0]         0: Edge-aligned mode selection         00: Edge-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.         10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         3       ONEPM         3       ONEPM         0       Disable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIM			1: Disable
for dead-time generator and digital filters (ETR, TIx))       00: tyrs = t <sub>CK_NNT</sub> 01: tyrs = 2 × t <sub>K_NNT</sub> 01: tyrs = 2 × t <sub>K_NNT</sub> 10: tyrs = 4 × t <sub>K_NNT</sub> 11: Reserved, do not use this configuration         7       ARPEN       ARPEN: Auto-reload preload enable         0: Shadow register disable for TIMx_AR register       1: Shadow register enable for TIMx_AR register         6:5       CAMSEL[1:0]       Center-aligned mode selection         00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.       01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.         10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         4       DIR       Direction         0: Up-counting       1: Down-counting         1: Down-counting       Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM       One-pulse mode, the counter stops counting when the next update event occurs (clearing TIMs_CTRL1.CNTEN bit)	9:8	CLKD[1:0]	Clock division
00: tors = tck_NT         01: tors = 2 × tck_NT         10: tors = 2 × tck_NT         10: tors = 4 × tck_NT         11: Reserved, do not use this configuration         7       ARPEN         ARPEN: Auto-reload preload enable         0: Shadow register disable for TIMx_AR register         1: Shadow register enable for TIMx_AR register         6:5       CAMSEL[1:0]         Center-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.         01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.         10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 4. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode d[[1:0:0:0:0:0:0:0:0:0:0:0:0:0:0:0:0:0:0:			CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and DTS (clock used
4       01: tors = 2 × tcx_INT 10: tors = 4 × tcx_INT 11: Reserved, do not use this configuration         7       ARPEN       ARPEN: Auto-reload preload enable 0: Shadow register disable for TIMx_AR register 1: Shadow register enable for TIMx_AR register         6:5       CAMSEL[1:0]       Center-aligned mode selection 00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting. 01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting. 10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. 11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. 11: Center-aligned mode 3. The counter counts in center-aligned mode is not allowed when the counter is switching from edge-aligned mode to center-aligned mode is not allowed when the counter is switching form edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR       Direction 0: Up-counting 1: Down-counting Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM       One-pulse mode 0: Disable one-pulse mode, the counter stops counting when the next update event occurs. 1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			for dead-time generator and digital filters (ETR, TIx))
10: tors = 4 × tc_NT         11: Reserved, do not use this configuration         7       ARPEN         ARPEN       ARPEN: Auto-reload preload enable         0: Shadow register disable for TIMx_AR register         1: Shadow register enable for TIMx_AR register         6:5       CAMSEL[1:0]         0: Edge-aligned mode selection         00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.         01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.         10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         3       ONEPM         0: Disable one-pulse mode, the counter counts are not affected when an update event occurs. 1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			00: $t_{DTS} = t_{CK\_INT}$
11: Reserved, do not use this configuration         7       ARPEN         ARPEN       ARPEN: Auto-reload preload enable         0: Shadow register disable for TIMx_AR register         1: Shadow register enable for TIMx_AR register         6:5       CAMSEL[1:0]         Center-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.         01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.         10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         3       ONEPM         0       One-pulse mode         0: Disable one-pulse mode, the counter stops counting when the next update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			01: $t_{DTS} = 2 \times t_{CK_{INT}}$
7       ARPEN       ARPEN: Auto-reload preload enable         0: Shadow register disable for TIMx_AR register       1: Shadow register enable for TIMx_AR register         6:5       CAMSEL[1:0]       Center-aligned mode selection         00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.       01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.         10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         12: Center interrupt flag bit is set to 1 when up-counting.         13: Center interrupt flag bit is set to 1 when up-counting.         14       DIR         17       Direction         18: Up-counting         19: Down-counting         11: Down-counting         12: Down-counting         13: Down-counting         14       One-pulse mode         00: Disable one-pulse mode, the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         00       Disable one-pulse mode, the counter stops			10: $t_{DTS} = 4 \times t_{CK\_INT}$
6:5       CAMSEL[1:0]       Center-aligned mode selection         6:5       CAMSEL[1:0]       Center-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.         01: Center-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.       01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.         10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       10: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR       Direction         0: Up-counting       1: Down-counting         Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM       One-pulse mode, the counter stops counting when the next update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			11: Reserved, do not use this configuration
1: Shadow register enable for TIMx_AR register         6:5       CAMSEL[1:0]       Center-aligned mode selection         00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.       01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.         10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       10: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         3       ONEPM         3       ONEPM         4       Disable one-pulse mode, the counter stops counting when the next update event occurs. I: Enable one-pulse mode, the counter stops counting when the next update event occurs. I: Enable one-pulse mode, the counter stops counting when the next update event occurs. Celaring TIMx_CTRL1.CNTEN bit)	7	ARPEN	ARPEN: Auto-reload preload enable
6:5       CAMSEL[1:0]       Center-aligned mode selection 00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting. 01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting. 10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. 11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting. 11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting. <i>Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).</i> 4       DIR         9       Direction 0: Up-counting 1: Down-counting <i>Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.</i> 3       ONEPM         0       Disable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			0: Shadow register disable for TIMx_AR register
00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.         01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.         10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         0       Direction         0: Up-counting         1: Down-counting         Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         3       One-pulse mode         0: Disable one-pulse mode, the counter stops counting when the next update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			1: Shadow register enable for TIMx_AR register
01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when down-counting.       10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         10: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         0: Up-counting         1: Down-counting         Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         0: Disable one-pulse mode, the counter stops counting when the next update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)	6:5	CAMSEL[1:0]	Center-aligned mode selection
a       compare interrupt flag bit is set to 1 when down-counting.         10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         9       Direction         0: Up-counting         1: Down-counting         Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         0: Disable one-pulse mode, the counter stops counting when the next update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.
10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting.       11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         0: Up-counting         1: Down-counting         Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         0: Disable one-pulse mode, the counter stops counting when the next update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output
a       Compare interrupt flag bit is set to 1 when up-counting.         11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         0: Up-counting       0: Up-counting         1: Down-counting       Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM       One-pulse mode         0: Disable one-pulse mode, the counter stops counting when the next update event occurs.       1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			compare interrupt flag bit is set to 1 when down-counting.
11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output compare interrupt flag bit is set to 1 when up-counting or down-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         Image: Additional content of the counter is configured in center-aligned mode or encoder mode.         Image: Additional content of the counter is configured in center-aligned mode or encoder mode.         Image: Additional content of the counter counts are not affected when an update event occurs. 1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output
compare interrupt flag bit is set to 1 when up-counting or down-counting.         Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         0: Up-counting         1: Down-counting         Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			compare interrupt flag bit is set to 1 when up-counting.
Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the counter is still enabled (TIMx_CTRL1.CNTEN = 1).         4       DIR         0: Up-counting         1: Down-counting         Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         0: Disable one-pulse mode, the counter counts are not affected when an update event occurs. 1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output
4       DIR       Direction         0: Up-counting       1: Down-counting         1: Down-counting       Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM       One-pulse mode         0: Disable one-pulse mode, the counter stops counting when the next update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			compare interrupt flag bit is set to 1 when up-counting or down-counting.
4       DIR       Direction         0: Up-counting       1: Down-counting         Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         3       One-pulse mode         0: Disable one-pulse mode, the counter stops counting when the next update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the
0: Up-counting         1: Down-counting         Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			counter is still enabled (TIMx_CTRL1.CNTEN = 1).
1: Down-counting         Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         0: Disable one-pulse mode         0: Disable one-pulse mode, the counter stops counting when the next update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)	4	DIR	Direction
Note: This bit is read-only when the counter is configured in center-aligned mode or encoder mode.         3       ONEPM         0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			0: Up-counting
mode.         3       ONEPM         0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			1: Down-counting
3       ONEPM       One-pulse mode         0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.         1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			Note: This bit is read-only when the counter is configured in center-aligned mode or encoder
0: Disable one-pulse mode, the counter counts are not affected when an update event occurs. 1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)			mode.
1: Enable one-pulse mode, the counter stops counting when the next update event occurs (clearing TIMx_CTRL1.CNTEN bit)	3	ONEPM	One-pulse mode
(clearing TIMx_CTRL1.CNTEN bit)			0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.
			1: Enable one-pulse mode, the counter stops counting when the next update event occurs
2 UPRS Update request source			(clearing TIMx_CTRL1.CNTEN bit)
	2	UPRS	Update request source




Bit Field	Name	Description
		This bit is used to select the UEV event sources by software.
		0: If update interrupt or DMA request is enabled, any of the following events will generate an
		update interrupt or DMA request:
		<ul> <li>Counter overflow/underflow</li> </ul>
		<ul> <li>The TIMx_EVTGEN.UDGN bit is set</li> </ul>
		<ul> <li>Update generation from the slave mode controller</li> </ul>
		1: If update interrupt or DMA request is enabled, only counter overflow/underflow will
		generate update interrupt or DMA request
1	UPDIS	Update disable
		This bit is used to enable/disable the Update event (UEV) events generation by software.
		0: Enable UEV. UEV will be generated if one of following condition been fulfilled:
		- Counter overflow/underflow
		<ul> <li>The TIMx_EVTGEN.UDGN bit is set</li> </ul>
		<ul> <li>Update generation from the slave mode controller</li> </ul>
		Shadow registers will update with preload value.
		1: UEV disabled. No update event is generated, and the shadow registers (AR, PSC, and
		CCDATx) keep their values. If the TIMx_EVTGEN.UDGN bit is set or a hardware reset is
		issued by the slave mode controller, the counter and prescaler are reinitialized.
0	CNTEN	Counter Enable
		0: Disable counter
		1: Enable counter
		Note: external clock, gating mode and encoder mode can only work after
		TIMx_CTRL1.CNTEN bit is set in the software. Trigger mode can automatically set
		TIMx_CTRL1.CNTEN bit by hardware.

## 9.4.3 Control Register 2 (TIMx\_CTRL2)

Offset address: 0x04

Reset value: 0x0000 0000



Bit Field	Name	Description				
31:19	Reserved	Reserved, the reset value must be maintained				
18	OI6	Output idle state 6 (OC6 output). See TIMx_CTRL2.OI1 bit.				
17	Reserved	eserved, the reset value must be maintained				
16	OI5	Output idle state 5 (OC5 output). See TIMx_CTRL2.OI1 bit.				
15	Reserved	Reserved, the reset value must be maintained				
14	OI4	Output idle state 4 (OC4 output). See TIMx_CTRL2.OI1 bit.				



Bit Field	Name	Description
13	OI3N	Output idle state 3 (OC3N output). See TIMx_CTRL2.OI1N bits.
12	OI3	Output idle state 3 (OC3 output). See TIMx_CTRL2.OI1 bit.
11	OI2N	Output idle state 2 (OC2N output). See TIMx_CTRL2.OI1N bits.
10	OI2	Output idle state 2 (OC2 output). See TIMx_CTRL2.OI1 bit.
9	OI1N	Output Idle state 1 (OC1N Output)
		0: When TIMx BKDT.MOEN = 0, after dead-time $OC1N = 0$
		1: When TIMx BKDT.MOEN = 0, after dead-time $OC1N = 1$
8	OI1	Output Idle state 1
		0: When TIMx BKDT.MOEN = 0, if OC1N is implemented, after dead-time $OC1 = 0$
		1: When TIMx_BKDT.MOEN = 0, if OC1N is implemented, after dead-time $OC1 = 1$
7	TI1SEL	TI1 selection
		0: TIMx CH1 pin connected to TI1 input.
		1: TIMx_CH1, TIMx_CH2, and TIMx_CH3 pins are XOR connected to the TI1 input.
6:4	MMSEL[2:0]	Master Mode Selection
		These 3 bits (TIMx CTRL2. MMSEL [2:0]) are used to select the synchronization information
		(TRGO) sent to the slave timer in the master mode. Possible combinations are as follows:
		000: Reset –When the TIMx EVTGEN.UDGN is set or a reset is generated by the slave mode
		controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed
		compared to the actual reset.
		001: Enable - The TIMx CTRL1.CNTEN bit is used as the trigger output (TRGO). Sometimes
		you need to start multiple timers at the same time or enable slave timer for a period of time.
		The counter enable signal is set when TIMx_CTRL1.CNTEN bit is set or the trigger input in
		gated mode is high.
		When the counter enable signal is controlled by the trigger input, there is a delay on TRGO
		except if the master/slave mode is selected (refer to the description of the
		TIMx_SMCTRL.MSMD bit).
		010: Update - The update event is selected as the trigger output (TRGO). For example, a master
		timer clock can be used as a slave timer prescaler.
		011: Compare pulse - Triggers the output to send a positive pulse (TRGO) when the
		TIMx_STS.CC11TF is to be set (even if it is already high), when a capture or a comparison
		succeeds.
		100: Compare - OC1REF signal is used as the trigger output (TRGO).
		101: Compare - OC2REF signal is used as the trigger output (TRGO).
		110: Compare - OC3REF signal is used as the trigger output (TRGO).
		111: Compare - OC4REF signal is used as the trigger output (TRGO).
3	CCDSEL	Capture/compare DMA selection
		0: When a CCx event occurs, a DMA request for CCx is sent.
		1: When an update event occurs, a DMA request for CCx is sent.
2	CCUSEL	Capture/compare control update selection
		0: If TIMx_CTRL2.CCPCTL = 1, they can only be updated by setting CCUDGN bits
		1: If TIMx_CTRL2.CCPCTL = 1, they can be updated by setting CCUDGN bits or a rising edge
		on TRGI.
		Note: This bit only applied to channels with complementary outputs.



Bit Field	Name	Description
1	Reserved	Reserved, the reset value must be maintained
0	CCPCTL	Capture/ Compare preloaded control
		0: No preloading of CCxEN, CCxNEN and OCxMD bits occurs.
		1: Preloading of CCxEN, CCxNEN and OCxMD bits occurs. they are updated only when a
		commutation event COM occurs (TIMx_EVTGEN.CCUDGN bit set or rising edge on TRGI
		depending on CCUSEL bit)
		Note: This bit only applied to channels with complementary outputs.

## 9.4.4 Slave Mode Control Register (TIMx\_SMCTRL)

Offset address: 0x08

Reset value: 0x0000

15	14	13 12	11	8	7	6	4	3	2		0
EXTP	EXCEN	EXTPS[1:0]	EXTF[3:0]		MSMD	TSEL[2:0]		Reserved		SMSEL[2:0]	
rw	rw	rw	rw		rw	rw				rw	

Bit Field	Name	Description
15	EXTP	External trigger polarity
		This bit is used to select whether the trigger operation is to use ETR or the inversion of ETR.
		0: ETR active at high level or rising edge.
		1: ETR active at low level or falling edge.
14	EXCEN	External clock enable
		This bit is used to enable external clock mode 2, and the counter is driven by any active edge on
		the ETRF signal in this mode.
		0: External clock mode 2 disable.
		1: External clock mode 2 enable.
		Note 1: When external clock mode 1 and external clock mode 2 are enabled at the same time, the
		input of the external clock is ETRF.
		Note 2: The following slave modes can be used simultaneously with external clock mode 2: reset
		mode, gated mode and trigger mode; However, TRGI cannot connect to ETRF
		$(TIMx\_SMCTRL.TSEL \neq '111').$
		Note 3: Setting the TIMx_SMCTRL.EXCEN bit has the same effect as selecting external clock
		mode 1 and connecting TRGI to ETRF (TIMx_SMCTRL.SMSEL = 111 and TIMx_SMCTRL.TSEL
		= 111).
13:12	EXTPS[1:0]	External trigger prescaler
		The frequency of the external trigger signal ETRP must be at most 1/4 of TIMxCLK frequency.
		When a faster external clock is input, a prescaler can be used to reduce the frequency of ETRP.
		00: Prescaler disable
		01: ETRP frequency divided by 2
		10: ETRP frequency divided by 4
		11: ETRP frequency divided by 8



Bit Field	Name	Description
11:8	EXTF[3:0]	External trigger filter
		These bits are used to define the frequency at which the ETRP signal is sampled and the
		bandwidth of the ETRP digital filtering. In effect, the digital filter is an event counter that
		generates a validate output after consecutive N events are recorded.
		0000: No filter, sampling at f <sub>DTS</sub>
		0001: $f_{SAMPLING} = f_{CK_INT}$ , $N = 2$
		0010: $f_{SAMPLING} = f_{CK\_INT}$ , N = 4
		0011: $f_{SAMPLING} = f_{CK_INT}$ , N = 8
		0100: $f_{SAMPLING} = f_{DTS}/2$ , N = 6
		0101: $f_{SAMPLING} = f_{DTS}/2$ , N = 8
		0110: $f_{SAMPLING} = f_{DTS}/4$ , N = 6
		0111: $f_{SAMPLING} = f_{DTS}/4$ , N = 8
		1000: $f_{SAMPLING} = f_{DTS}/8$ , N = 6
		1001: $f_{SAMPLING} = f_{DTS}/8$ , N = 8
		1010: $f_{SAMPLING} = f_{DTS}/16$ , N = 5
		1011: $f_{SAMPLING} = f_{DTS}/16$ , N = 6
		1100: $f_{SAMPLING} = f_{DTS}/16$ , N = 8
		1101: $f_{SAMPLING} = f_{DTS}/32$ , N = 5
		1110: $f_{SAMPLING} = f_{DTS}/32$ , N = 6
		1111: $f_{SAMPLING} = f_{DTS}/32$ , N = 8
7	MSMD	Master/ Slave mode
		0: No action
		1: Events on the trigger input (TRGI) are delayed to allow a perfect synchronization between the
		current timer (via TRGO) and its slaves. This is useful when several timers are required to be
		synchronized to a single external event.
6:4	TSEL[2:0]	Trigger selection
		These 3 bits are used to select the trigger input of the synchronous counter.
		000: Internal trigger 0 (ITR0) 100: TI1 edge detector (TI1F_ED)
		001: Internal trigger 1 (ITR1) 101: Filtered timer input 1 (TI1FP1)
		010: Internal trigger 2 (ITR2) 110: Filtered timer input 2 (TI2FP2)
		011: Internal trigger 3 (ITR3) 111: External triggered Input (ETRF)
		For more details on ITRx, refer to Table 9-3 below.
		Note: These bits must be changed only when not in use (e. g. TIMx_SMCTRL.SMSEL=000) to
		avoid false edge detection at the transition.
3	Reserved	Reserved, the reset value must be maintained



Bit Field	Name	Description
2:0	SMSEL[2:0]	Slave mode selection
		When an external signal is selected, the active edge of the trigger signal (TRGI) is linked to the
		selected external input polarity (refer to input control register and control register description)
		000: Disable slave mode. If TIMx_CTRL1.CNTEN = 1, the prescaler is driven directly by the
		internal clock.
		001: Encoder mode 1. According to the level of TI2FP2, the counter up-counting or down-
		counting on the edge of TI1FP1.
		010: Encoder mode 2. According to the level of TI1FP1, the counter up-counting or down-
		counting on the edge of TI2FP2.
		011: Encoder mode 3. According to the input level of another signal, the counter up-counting or
		down-counting on the edges of TI2FP1 and TI2FP2.
		100: Reset mode. On the rising edge of the selected trigger input (TRGI), the counter is
		reinitialized and the shadow register is updated.
		101: Gated mode. When the trigger input (TRGI) is high, the clock of the counter is enabled. Once
		the trigger input becomes low, the counter stops counting, but is not reset. In this mode, the start
		and stop of the counter are controlled.
		110: Trigger mode. When a rising edge occurs on the trigger input (TRGI), the counter is started
		but not reset. In this mode, only the start of the counter is controlled.
		111: External clock mode 1. The counter is clocked by the rising edge of the selected trigger input
		(TRGI).
		Note: Do not use gated mode if TI1F_ED is selected as the trigger input
		(TIMx_SMCTRL.TSEL=100). This is because TI1F_ED outputs a pulse for each TI1F transition,
		whereas gated mode checks the level of the triggered input.

### Table 9-3 TIMx Internal Trigger Connection

Slave Timer	ITR0 (TSEL = 000)	ITR1 (TSEL = 001)	ITR2 (TSEL = 010)	ITR3 (TSEL = 011)
TIM1	NA	NA	TIM3	TIM4
TIM8	TIM1	NA	TIM4	NA

## 9.4.5 DMA/Interrupt Enable Registers (TIMx\_DINTEN)

Offset address: 0x0C

Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	TDEN	COMDEN	CC4DEN	CC3DEN	CC2DEN	CC1DEN	UDEN	BIEN	TIEN	COMIEN	CC4IEN	CC3IEN	CC2IEN	CC1IEN	UIEN
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
15	Reserved	Reserved, the reset value must be maintained
14	TDEN	Trigger DMA request enable
		0: Disable trigger DMA request
		1: Enable trigger DMA request



Bit Field	Name	Description
13	COMDEN	COM DMA request enable
		0: Disable COM DMA request
		1: Enable COM DMA request
12	CC4DEN	Capture/Compare 4 DMA request enable
		0: Disable capture/compare 4 DMA request
		1: Enable capture/compare 4 DMA request
11	CC3DEN	Capture/Compare 3 DMA request enable
		0: Disable capture/compare 3 DMA request
		1: Enable capture/compare 3 DMA request
10	CC2DEN	Capture/Compare 2 DMA request enable
		0: Disable capture/compare 2 DMA request
		1: Enable capture/compare 2 DMA request
9	CC1DEN	Capture/Compare 1 DMA request enable
		0: Disable capture/compare 1 DMA request
		1: Enable capture/compare 1 DMA request
8	UDEN	Update DMA request enable
		0: Disable update DMA request
		1: Enable update DMA request
7	BIEN	Break interrupt enable
		0: Disable break interrupt
		1: Enable break interrupt
6	TIEN	Trigger interrupt enable
		0: Disable trigger interrupt
		1: Enable trigger interrupt
5	COMIEN	COM interrupt enable
		0: Disable COM interrupt
		1: Enable COM interrupt
4	CC4IEN	Capture/Compare 4 interrupt enable
		0: Disable capture/compare 4 interrupt
		1: Enable capture/compare 4 interrupt
3	CC3IEN	Capture/Compare 3 interrupt enable
		0: Disable capture/compare 3 interrupt
		1: Enable capture/compare 3 interrupts
2	CC2IEN	Capture/Compare 2 interrupt enable
		0: Disable capture/compare 2 interrupt
		1: Enables capture/compare 2 interrupts
1	CC1IEN	Capture/Compare 1 interrupt enable
		0: Disable capture/compare 1 interrupt
		1: Enables capture/comparing 1 interrupt
0	UIEN	Update interrupt enable
		0: Disable update interrupt
		1: Enables update interrupt



## 9.4.6 Status Registers (TIMx\_STS)

Offset address: 0x10

### Reset value: 0x0000 0000

31													18	17	16
	1		1	1	1	Rese	rved			1		1		CC6ITF	CC5ITF
15		13	12	11	10	9	8	7	6	5	4	3	2	rc_w0 1	rc_w0 0
	Reserved	1	CC40CF	CC30CF	CC2OCF	CC10CF	Reserved	BITF	TITF	COMITF	CC4ITF	CC3ITF	CC2ITF	CC1ITF	UDITF
			rc_w0	rc_w0	rc_w0	rc_w0		rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0

Bit Field	Name	Description
31: 18	Reserved	Reserved, the reset value must be maintained
17	CC6ITF	Capture/Compare 6 interrupt flag
		See TIMx_STS.CC1ITF description.
16	CC5ITF	Capture/Compare 5 interrupt flag
		See TIMx_STS.CC1ITF description.
15: 13	Reserved	Reserved, the reset value must be maintained
12	CC4OCF	Capture/Compare 4 overcapture flag
		See TIMx_STS.CC1OCF description.
11	CC3OCF	Capture/Compare 3 overcapture flag
		See TIMx_STS.CC1OCF description.
10	CC2OCF	Capture/Compare 2 overcapture flags
		See TIMx_STS.CC1OCF description.
9	CC10CF	Capture/Compare 1 overcapture flag
		This bit is set by hardware only when the corresponding channel is configured in input capture
		mode. Cleared by software writing 0.
		0: No overcapture occurred
		1: TIMx_STS.CC1ITF was already set when the value of the counter has been captured in the
		TIMx_CCDAT1 register.
8	Reserved	Reserved, the reset value must be maintained
7	BITF	Break interrupt flag
		This bit is set by hardware once the brake input is active. This bit is cleared by software when
		the brake input becomes inactive.
		0: No break event occurred
		1: An active level has been detected
6	TITF	Trigger interrupt flag
		This bit is set by hardware when an active edge is detected on the TRGI input when the slave
		mode controller is in a mode other than gated. This bit is set by hardware when any edge in
		gated mode is detected. This bit is cleared by software.
		0: No trigger event occurred
		1: Trigger interrupt occurred



Bit Field	Name	Description
5	COMITF	COM interrupt flag
		This bit is set by hardware once a COM event is generated (when TIMx_CCEN.CCxEN,
		TIMx_CCEN.CCxNEN, TIMx_CCMOD1.OCxMD have been updated). This bit is cleared by
		software.
		0: No COM event occurred
		1: COM interrupt pending
4	CC4ITF	Capture/Compare 4 interrupt flag
		See TIMx_STS.CC11TF description.
3	CC3ITF	Capture/Compare 3 interrupt flag
		See TIMx_STS.CC11TF description.
2	CC2ITF	Capture/Compare 2 interrupt flag
		See TIMx_STS.CC11TF description.
1	CC1ITF	Capture/Compare 1 interrupt flag
		When the corresponding channel of CC1 is in output mode:
		Except in center-aligned mode, this bit is set by hardware when the counter value is the same as
		the compare value (refer to TIMx_CTRL1.CAMSEL bit description). This bit is cleared by
		software.
		0: No match occurred.
		1: The value of TIMx_CNT is the same as the value of TIMx_CCDAT1.
		When the value of TIMx_CCDAT1 is greater than the value of TIMx_AR, the
		TIMx_STS.CC1ITF bit will go high if the counter overflows (in up-counting and up/down-
		counting modes) and underflows in down-counting mode.
		When the corresponding channel of CC1 is in input mode:
		This bit is set by hardware when the capture event occurs. This bit is cleared by software or by
		reading TIMx_CCDAT1.
		0: No input capture occurred.
		1: Input capture occurred. Counter value has captured in the TIMx_CCDAT1. An edge with the
		same polarity as selected has been detected on IC1.
0	UDITF	Update interrupt flag
		This bit is set by hardware when an update event occurs under the following conditions:
		- When TIMx_CTRL1.UPDIS = 0, and repeat counter value overflow or underflow (An
		update event is generated when the repeat counter equals 0).
		<ul> <li>When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and set the</li> </ul>
		TIMx_EVTGEN.UDGN bit by software to reinitialize the CNT.
		- When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and the counter CNT is
		reinitialized by the trigger event. (See TIMx_SMCTRL Register description)
		This bit is cleared by software.
		0: No update event occurred
		1: Update interrupt occurred

## 9.4.7 Event Generation Registers (TIMx\_EVTGEN)

Offset address: 0x14

Reset values: 0x0000



## nsing.com.sg

15							8	7	6	5	4	3	2	1	0
Reserved						1	BGN	TGN	CCUDGN	CC4GN	CC3GN	CC2GN	CC1GN	UDGN	
	•							w	w	w	w	w	w	w	w

Bit Field	Name	Description
15: 8	Reserved	Reserved, the reset value must be maintained
7	BGN	Break generation
		This bit can generate a brake event when set by software. And at this time TIMx_BKDT.MOEN
		= 0, TIMx_STS.BITF = 1, if the corresponding interrupt and DMA are enabled, the
		corresponding interrupt and DMA will be generated. This bit is automatically cleared by
		hardware.
		0: No action
		1: Generated a break event
6	TGN	Trigger generation
		This bit can generate a trigger event when set by software. And at this time TIMx_STS.TITF =
		1, if the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA
		will be generated. This bit is automatically cleared by hardware.
		0: No action
		1: Generated a trigger event
5	CCUDGN	Capture/Compare control update generation
		This bit is set by software. And if TIMx_CTRL2.CCPCTL = 1 at this time, the CCxEN,
		CCxNEN and OCxMD bits are allowed to be updated. This bit is automatically cleared by
		hardware.
		0: No action
		1: Generated a COM event
		Note: This bit is only valid for channels with complementary outputs.
4	CC4GN	Capture/Compare 4 generation
		See TIMx_EVTGEN.CC1GN description.
3	CC3GN	Capture/Compare 3 generation
		See TIMx_EVTGEN.CC1GN description.
2	CC2GN	Capture/Compare 2 generation
		See TIMx_EVTGEN.CC1GN description.
1	CC1GN	Capture/Compare 1 generation
		This bit can generate a capture/compare event when set by software. This bit is automatically
		cleared by hardware.
		When the corresponding channel of CC1 is in output mode:
		The TIMx_STS.CC11TF flag will be pulled high, if the corresponding interrupt and DMA are
		enabled, the corresponding interrupt and DMA will be generated.
		When the corresponding channel of CC1 is in input mode:
		TIMx_CCDAT1 will capture the current counter value, and the TIMx_STS.CC11TF flag will be
		pulled high, if the corresponding interrupt and DMA are enabled, the corresponding interrupt
		and DMA will be generated. If The TIMx_STS.CC1ITF is already pulled high, pull
		TIMx_STS.CC1OCF high.
		0: No action
		1: Generated a CC1 capture/compare event



Bit Field	Name	Description
0	UDGN	Update generation
		This bit can generate an update event when set by software. And at this time the counter will be
		reinitialized, the prescaler counter will be cleared, the counter will be cleared in center-aligned or up-
		counting mode, but take TIMx_AR in down-counting mode the value of the register. This bit is
		automatically cleared by hardware.
		0: No action
		1: Generated an update event

## 9.4.8 Capture/Compare Mode Register 1 (TIMx\_CCMOD1)

Offset address: 0x18

Reset value: 0x0000

Channels can be used for input (capture mode) or output (compare mode), and the direction of the channel is defined by the corresponding CCxSEL bit. The other bits of the register act differently in input and output modes. OCx describes the function of a channel in output mode, ICx describes the function of a channel in input mode. Hence, please note that the same bit can have different meanings for output mode and for input mode.

Output compare mode:

15	14		12	11	10	9	8	7	6		4	3	2	1	0
OC2CE1	OC2CEN		]	OC2PEN	OC2FEN	CC2SI	EL[1:0]	OC1CEN	OC1M[2:0]			OC1PEN	OC1FEN	CC1SE	EL[1:0]
rw	rw rw rw rw		rw		rw		rw	rw	rv	N					

Bit Field	Name	Description
15	OC2CEN	Output Compare 2 clear enable
14:12	OC2MD[2:0]	Output Compare 2 mode
11	OC2PEN	Output Compare 2 preload enable
10	OC2FEN	Output Compare 2 fast enable
9:8	CC2SEL[1:0]	Capture/compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active
		when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC2SEL is writable only when the channel is off ( $TIMx\_CCEN.CC2EN = 0$ ).
7	OC1CEN	Output Compare 1 clear enable
		0: OC1REF is not affected by ETRF input level
		1: OC1REF is cleared immediately when the ETRF input level is detected as high
6:4	OC1MD[2:0]	Output Compare 1 mode
		These bits are used to manage the output reference signal OC1REF, which determines the
		values of OC1 and OC1N, and is valid at high levels, while the active levels of OC1 and
		OC1N depend on the TIMx_CCEN.CC1P and TIMx_CCEN.CC1NP bits.
		000: Frozen. Comparison between TIMx_CCDAT1 register and counter TIMx_CNT has no
		effect on OC1REF signal.

222 / 585



Bit Field	Name	Description
		001: Set channel 1 to the active level on match. When TIMx_CCDAT1 = TIMx_CNT,
		OC1REF signal will be forced high.
		010: Set channel 1 as inactive level on match. When TIMx_CCDAT1 = TIMx_CNT,
		OC1REF signal will be forced low.
		011: Toggle. When TIMx_CCDAT1 = TIMx_CNT, OC1REF signal will be toggled.
		100: Force to inactive level. OC1REF signal is forced low.
		101: Force to active level. OC1REF signal is forced high.
		110: PWM mode 1 - In up-counting mode, if TIMx_CNT < TIMx_CCDAT1, OC1REF signal
		of channel 1 is high, otherwise it is low. In down-counting mode, if TIMx_CNT >
		TIMx_CCDAT1, OC1REF signal of channel 1 is low, otherwise it is high.
		111: PWM mode 2 - In up-counting mode, if TIMx_CNT < TIMx_CCDAT1, OC1REF signal
		of channel 1 is low, otherwise it is high. In down-counting mode, if TIMx CNT >
		TIMx CCDAT1, OC1REF signal of channel 1 is high, otherwise it is low.
		Note 1: In PWM mode 1 or PWM mode 2, the OC1REF level changes only when the
		comparison result changes or when the output compare mode is switched from frozen mode to
		PWM mode.
3	OC1PEN	Output Compare 1 preload enable
		0: Disable preload function of TIMx CCDAT1 register. Supports write operations to
		TIMx_CCDAT1 register at any time, and the written value is effective immediately.
		1: Enable preload function of TIMx CCDAT1 register. Only read and write operations to
		preload registers. When an update event occurs, the value of TIMx_CCDAT1 is loaded into
		the active register.
		Note 1: Only when $TIMx\_CTRL1.ONEPM = 1$ (In one-pulse mode), PWM mode can be used
		without verifying the preload register, otherwise no other behavior can be predicted.
2	OC1FEN	Output Compare 1 fast enable
2	OCHEN	This bit is used to speed up the response of the CC output to the trigger input event.
		0: CC1 behaves normally depending on the counter and CCDAT1 values, even if the trigger is
		ON. The minimum delay for activating CC1 output when an edge occurs on the trigger input
		is 5 clock cycles.
		1: An active edge of the trigger input acts like a comparison match on CC1 output. Therefore, OC is set to the comparison level regardless of the comparison result. The delay time for
		sampling the trigger input and activating the CC1 output is reduced to 3 clock cycles.
1 0		OCxFEN only works if the channel is configured in PWM1 or PWM2 mode.
1: 0	CC1SEL[1:0]	Capture/compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channels are configured as inputs and IC1 is mapped to TRC. This mode is only
		active when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off ( $TIMx\_CCEN.CC1EN = 0$ ).



### Input capture mode:

15		12	11	10	9	8	7			4	3	2	1	0
	IC2F[3:0]		IC2PSC	C[1:0]	CC2SE	EL[1:0]		IC1F	[3:0]		IC1PS	C[1:0]	CC1SE	EL[1:0]
						I								
	rw		rw	/	r	w		r	v		rv	v	rv	N

Bit Field	Name	Description
15:12	IC2F[3:0]	Input Capture 2 Filter
11:10	IC2PSC[1:0]	Input Capture 2 Prescaler
9:8	CC2SEL[1:0]	Capture/Compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active when the
		internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC2SEL is writable only when the channel is off (TIMx_CCEN.CC2EN = 0).
7:4	IC1F[3:0]	Input Capture 1 filter
		These bits are used to define sampling frequency of TI1 input and the length of digital filter. The
		digital filter is an event counter that generates an output transition after N events are recorded.
		0000: No filter, sampling at $f_{DTS}$ frequency
		0001: $f_{SAMPLING} = f_{CK_INT}$ , N = 2
		0010: $f_{SAMPLING} = f_{CK_{INT}}, N = 4$
		0011: $f_{SAMPLING} = f_{CK\_INT}, N = 8$
		0100: $f_{SAMPLING} = f_{DTS}/2$ , N = 6
		0101: $f_{SAMPLING} = f_{DTS}/2$ , N = 8
		0110: $f_{SAMPLING} = f_{DTS}/4$ , N = 6
		0111: $f_{SAMPLING} = f_{DTS}/4$ , N = 8
		1000: $f_{SAMPLING} = f_{DTS}/8$ , N = 6
		1001: $f_{SAMPLING} = f_{DTS}/8$ , N = 8
		1010: $f_{SAMPLING} = f_{DTS}/16$ , N = 5
		1011: $f_{SAMPLING} = f_{DTS}/16$ , N = 6
		1100: $f_{SAMPLING} = f_{DTS}/16$ , N = 8
		1101: $f_{SAMPLING} = f_{DTS}/32$ , N = 5
		1110: $f_{SAMPLING} = f_{DTS}/32$ , N = 6
		1111: $f_{SAMPLING} = f_{DTS}/32$ , N = 8
3:2	IC1PSC[1:0]	Input Capture 1 prescaler
		These bits are used to select the ratio of the prescaler for IC1 (CC1 input).
		When $TIMx\_CCEN.CC1EN = 0$ , the prescaler will be reset.
		00: No prescaler, capture is done each time an edge is detected on the capture input
		01: Capture is done once every 2 events
		10: Capture is done once every 4 events
		11: Capture is done once every 8 events
1:0	CC1SEL[1:0]	Capture/Compare 1 selection
		These bits are used to select the input/output and input mapping of the channel



Bit Field	Name	Description
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channel is configured as input, IC1 is mapped to TRC. This mode is only active when the
		internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off (TIMx_CCEN.CC1EN = 0).

## 9.4.9 Capture/Compare Mode Register 2 (TIMx\_CCMOD2)

Offset address: 0x1C

Reset value: 0x0000

See the description of the CCMOD1 register above

Output comparison mode:

15	14	12	11	10	9	8	7	6		4	3	2	1	0
OC4CEN	OC4MD[2:0	]	OC4PEN	OC4FEN	CC4SI	- EL[1:0]	OC3CEN		OC3MD[2:0	]	OC3PEN	OC3FEN	CC3SI	EL[1:0]
rw	rw		rw	rw	r	w	rw		rw		rw	rw	r	w

Bit Field	Name	Description
15	OC4CEN	Output compare 4 clear enable
14:12	OC4MD[2:0]	Output compare 4 mode
11	OC4PEN	Output compare 4 preload enable
10	OC4FEN	Output compare 4 fast enable
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC4SEL is writable only when the channel is off ( $TIMx\_CCEN.CC4EN = 0$ ).
7	OC3CEN	Output compare 3 clear enable
6:4	OC3MD[2:0]	Output compare 3 mode
3	OC3PEN	Output compare 3 preload enable
2	OC3FEN	Output compare 3 fast enable
1:0	CC3SEL[1:0]	Capture/Compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).



### Input capture mode:

	15			12	11	10	9	8	7			4	3	2	1	0
		IC4I	F[3:0]	1	IC4PS	SC[1:0]	CC4S	EL[1:0]		IC3F	F[3:0]	1	IC3PS	C[1:0]	CC3SE	EL[1:0]
L		I		1				1						I		
	rw		rw rw			w	rw				r	w	rv	w		

Bit Field	Name	Description
15:12	IC4F[3:0]	Input Capture 4 filter
11:10	IC4PSC[1:0]	Input Capture 4 Prescaler
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when the
		internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC4SEL is writable only when the channel is off ( $TIMx\_CCEN.CC4EN = 0$ ).
7:4	IC3F[3:0]	Input Capture 3 filter
3:2	IC3PSC[1:0]	Input Capture 3 Prescaler
1:0	CC3SEL[1:0]	Capture/compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when the
		internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).

### 9.4.10 Capture/Compare Enable Registers (TIMx\_CCEN)

Offset address: 0x20

Reset value: 0x0000 0000

31									22	21	20	19	18	17	16
	1	1	1	Rese	erved		1	1		CC6P	CC6EN	Rese	erved	CC5P	CC5EN
15	14	13	12	11	10	9	8	7	6	rw 5	rw 4	3	2	rw 1	rw 0
Rese	erved	CC4P	CC4EN	CC3NP	CC3NEN	CC3P	CC3EN	CC2NP	CC2NEN	CC2P	CC2EN	CC1NP	CC1NEN	CC1P	CC1EN
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
21	CC6P	Capture/Compare 6 output polarity
		See TIMx_CCEN.CC1P description.
20	CC6EN	Capture/Compare 6 output enable
		See TIMx_CCEN.CC1EN description.
19: 18	Reserved	Reserved, the reset value must be maintained



Bit Field	Name	Description
17	CC5P	Capture/Compare 5 output polarity
		See TIMx_CCEN.CC1P description.
16	CC5EN	Capture/Compare 5 output enable
		See TIMx_CCEN.CC1EN description.
15:14	Reserved	Reserved, the reset value must be maintained
13	CC4P	Capture/Compare 4 output polarity
		See TIMx_CCEN.CC1P description.
12	CC4EN	Capture/Compare 4 output enable
		See TIMx_CCEN.CC1EN description.
11	CC3NP	Capture/Compare 3 Complementary output polarity
		See TIMx_CCEN.CC1NP description.
10	CC3NEN	Capture/Compare 3 complementary output enable
		See TIMx_CCEN.CC1NEN description.
9	CC3P	Capture/Compare 3 output polarity
		See TIMx_CCEN.CC1P description.
8	CC3EN	Capture/Compare 3 output enable
		See TIMx_CCEN.CC1EN description.
7	CC2NP	Capture/Compare 2 complementary output polarity
		See TIMx_CCEN.CC1NP description.
6	CC2NEN	Capture/Compare 2 complementary output enable
		See TIMx_CCEN.CC1NEN description.
5	CC2P	Capture/Compare 2 output polarity
		See TIMx_CCEN.CC1P description.
4	CC2EN	Capture/Compare 2 output enable
		See TIMx_CCEN.CC1EN description.
3	CC1NP	Capture/Compare 1 complementary output polarity
		0: OC1N active high
		1: OC1N active low
2	CC1NEN	Capture/Compare 1 complementary output enable
		0: Disable - Disable output OC1N signal. The level of OC1N depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.011,
		TIMx_CTRL2.011N and TIMx_CCEN.CC1EN.
		1: Enable - Enable output OC1N signal. The level of OC1N depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.011,
		TIMx_CTRL2.011N and TIMx_CCEN.CC1EN.
1	CC1P	Capture/Compare 1 output polarity
		When the corresponding channel of CC1 is in output mode:
		0: OC1 active high
		1: OC1 active low
		When the corresponding channel of CC1 is in input mode:
		At this time, this bit is used to select whether IC1 or the inverse signal of IC1 is used as the trigger
		or capture signal.

## nsing.com.sg



Bit Field	Name	Description
		0: non-inverted: Capture action occurs when IC1 generates a rising edge. When used as external
		trigger, IC1 is non-inverted.
		1: inverted: Capture action occurs when IC1 generates a falling edge. When used as external
		trigger, IC1 is inverted.
		Note: If $TIMx_BKDT.LCKCFG = 3$ or 2, these bits cannot be modified.
0	CC1EN	Capture/Compare 1 output enable
		When the corresponding channel of CC1 is in output mode:
		0: Disable - Disable output OC1 signal. The level of OC1 depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.011,
		TIMx_CTRL2.0I1N and TIMx_CCEN.CC1NEN.
		1: Enable - Enable output OC1 signal. The level of OC1N depends on the value of these bits
		TIMx_BKDT.MOEN, TIMx_BKDT.OSSI, TIMx_BKDT.OSSR, TIMx_CTRL2.011,
		TIMx_CTRL2.0I1N and TIMx_CCEN.CC1NEN.
		When the corresponding channel of CC1 is in input mode:
		At this time, this bit is used to disable/enable the capture function.
		0: Disable capture
		1: Enable capture

### Table 9-4 Output Control Bits of Complementary Ocx and Ocxn Channels with Break Function

Contro	l Bits				Output State <sup>1)</sup>					
MOEN	OSSI	OSSR	CCxEN	CCxNEN	OCx Output State	OCxN Output State				
		0	0	0	Output disabled (not driven by timer) OCx=0,OCx_EN=0	Output disabled (not driven by timer) OCxN=0,OCxN_EN=0				
		0	0	1	Output disabled (not driven by timer) OCx=0,OCx_EN=0	OCxREF + polarity, OCxN= OCxREF xor CCxNP,OCxN_EN=1				
		0	1	0	OCxREF + polarity, OCx= OCxREF xor CCxP,OCx_EN=1	Output disabled (not driven by timer) OCxN=0,OCxN_EN=0				
		0	1	1	OCxREF + polarity + dead- time,OCx_EN=1	Complementary to OCxREF + polarity + dead time,OCxN_EN=1				
1	Х	1	0	0	Output disabled (not driven by timer) OCx=CCxP,OCx_EN=0	Output disabled (not driven by timer) OCxN=CCxNP,OCxN_EN=0				
		1	0	1	Off-state (Output enabled with inactive state) OCx=CCxP,OCx_EN=1	OCxREF + polarity, OCxN= OCxREF xor CCxNP,OCxN_EN=1				
		1	1	0	OCxREF + polarity, OCx= OCxREF xor CCxP, OCx_EN=1	Off-state (Output enabled with inactive state) OCxN=CCxNP,OCxN_EN=1				
		1	1	1	OCxREF + polarity + dead-time, OCx_EN=1	Complementary to OCxREF + polarity + dead- time, OCxN_EN=1				



Contro	l Bits				Output State <sup>1)</sup>								
MOEN	OSSI	OSSR	CCxEN	CCxNEN	OCx Output State OCxN Output State								
	0		0	0	Output disabled (not driven by timer)	Output disabled (not driven by timer)							
	0		0	1	Asynchronously: OCx=CCxP, OCx_EN=	0, OCxN=CCxNP,OCxN_EN=0;							
	0		1	0	Then if the clock is present: OCx=OIx and OCxN=OIxN after a dead-time, when (CCxP ^								
0	0	x	1	1	$OIx) \wedge (CCxNP \wedge OIxN)! = 0.$								
0	1		0	0	Off-state (Output enabled with inactive sta	te)							
	1		0	1	Asynchronously: OCx=CCxP, OCx_EN=	1, OCxN=CCxNP,OCxN_EN=1;							
	1		1	0	Then if the clock is present: OCx=OIx and OCxN=OIxN after a dead-time, when (CCxP ^								
	1		1	1	$OIx) \wedge (CCxNP \wedge OIxN)! = 0$								

Note:

1. If both outputs of a channel are not used (CCxEN = CCxNEN = 0), OIx, OIxN, CCxP and CCxNP must all be cleared.

Note: The status of external I/O pins connected to complementary OCx and OCxN channels depends on the OCx and OCxN channel states and GPIO and AFIO registers.

### 9.4.11 Counters (TIMx\_CNT)

Offset address: 0x24

Reset value: 0x0000

15											(	0
		1	1	1	1	1	1	1	1	1		
					C	NT[15:0]						
	 				1		1		 		 	
						rw						

 Bit Field
 Name
 Description

 15:0
 CNT[15:0]
 Counter value

## 9.4.12 Prescaler (TIMx\_PSC)

Offset address: 0x28

Reset value: 0x0000

15										0
		1	1	1	1	1	1		1	
					PSC[	15:01				I
		•								
					r	W				

Bit Field	Name	Description
15:0	PSC[15:0]	Prescaler value
		Counter clock $f_{CK\_CNT} = f_{CK\_PSC} / (PSC [15:0] +1).$
		Each time an update event occurs, the PSC value is loaded into the active prescaler register.

## 9.4.13 Auto-reload Register (TIMx\_AR)

Offset address: 0x2C

Reset values: 0xFFFF



## nsing.com.sg

15													0
	1	1	1	1	1	1	1	1	1	1	1	1	1
						AR[15:0]							
1													
						rw							

Bit Field	Name	Description
15:0	AR[15:0]	Auto-reload value
		These bits define the value that will be loaded into the actual auto-reload register.
		See Section 9.3.1 for more details.
		When the TIMx_AR.AR [15:0] value is null, the counter does not work.

#### Repeat Count Registers (TIMx\_REPCNT) 9.4.14

Offset address: 0x30

Reset value: 0x0000

15					8	7					0
1		Poss	erved	1	'			DEDCI	NT[7:0]		·
	1	I Rese	Ivea					KEPUI	NI[7:0]		
								r	w		

Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained
7:0	REPCNT[7:0]	Repetition counter value Repetition counter is used to generate the update event or update the timer registers only after a given number (N+1) cycles of the counter, where N is the value of TIMx_REPCNT.REPCNT . The repetition counter is decremented at each counter overflow in up-counting mode, at each counter underflow in down-counting mode or at each counter overflow and at each counter
		underflow in center-aligned mode. Setting the TIMx_EVTGEN.UDGN bit will reload the content of TIMx_REPCNT.REPCNT and generate an update event.

#### 9.4.15 Capture/Compare Register 1 (TIMx\_CCDAT1)

Offset address: 0x34

Reset value: 0x0000

15											C	)
1	1	1	1		1	1 1		1	1	1	1	
				CC	DAT1[15:0]							
	 			 			i				I	
					ray/r							

rw/r

Bit Field	Name	Description
15:0	CCDAT1[15:0]	Capture/Compare 1 value
		1) CC1 channel is configured as output:
		CCDAT1 contains the value to be compared to the counter TIMx_CNT, signaling on the OC1
		output.
		If the preload feature is not selected in TIMx_CCMOD1.OC1PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
		2) CC1 channel is configured as input:



Bit Field	Name	Description
		CCDAT1 contains the counter value transferred by the last input capture 1 event (IC1).
		When configured as input mode, register CCDAT1 and CCDDAT1 are only readable.
		When configured as output mode, register CCDAT1 and CCDDAT1 are readable and writable.

## 9.4.16 Capture/Compare Register 2 (TIMx\_CCDAT2)

Offset address: 0x38

Reset value: 0x0000

15												0
	1	1	1	1	1	1	1		1		1	
						CCDA	[2[15:0]					
		 I	I			1	I			L		L
						rv	v/r					

**Bit Field** Name Description 15:0 CCDAT2[15:0] Capture/Compare 2 values 1) CC2 channel is configured as output: CCDAT2 contains the value to be compared to the counter TIMx\_CNT, signaling on the OC2 output. If the preload feature is not selected in TIMx CCMOD1.OC2PEN bit, the written value is immediately transferred to the active register. Otherwise, this preloaded value is transferred to the active register only when an update event occurs. 2) CC2 channel is configured as input: CCDAT2 contains the counter value transferred by the last input capture 2 event (IC2). When configured as input mode, register CCDAT2 and CCDDAT2 are only readable. When configured as output mode, register CCDAT2 and CCDDAT2 are readable and writable.

## 9.4.17 Capture/Compare Register 3 (TIMx\_CCDAT3)

Offset address: 0x3C

Reset value: 0x0000

15											0
	1		I	1			1		I	1	· ]
					CCDAT	[15:0]					
	I	1	I			L		L	I		
					rw	/r					

Bit Field	Name	Description
15:0	CCDAT3[15:0]	Capture/Compare 3 value
		1) CC3 channel is configured as output:
		CCDAT3 contains the value to be compared to the counter TIMx_CNT, signaling on the OC3
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC3PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		2) CC3 channel is configured as input:



Bit Field	Name	Description
		CCDAT3 contains the counter value transferred by the last input capture 3 event (IC3).
		When configured as input mode, register CCDAT3 and CCDDAT3 are only readable.
		When configured as output mode, register CCDAT3 and CCDDAT3 are readable and writable.

## 9.4.18 Capture/Compare Register 4 (TIMx\_CCDAT4)

Offset address: 0x40

Reset value: 0x0000

15										0
	1	1					1		1	
				CCDAT	[4[15:0]					
							1	1		1
				rv						

Bit Field	Name	Description
15:0	CCDAT4[15:0]	Capture/Compare 4 value
		1) CC4 channel is configured as output:
		CCDAT4 contains the value to be compared to the counter TIMx_CNT, signaling on the OC4
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC4PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		2) CC4 channel is configured as input:
		CCDAT4 contains the counter value transferred by the last input capture 4 event (IC4).
		When configured as input mode, register CCDAT4 and CCDDAT4 are only readable.
		When configured as output mode, register CCDAT4 and CCDDAT4 are readable and writable.

## 9.4.19 Break and Dead-time Registers (TIMx\_BKDT)

Offset address: 0x44

Reset value: 0x0000

	15	14	13	12	11	10	9	8	7					0
Ν	40EN	AOEN	ВКР	BKEN	OSSR	OSSI	LCKCI	LCKCFG[1:0]			DTGI	N[7:0]	1	
	rw	rw	rw	rw	rw	rw	r	w			r	w		

Note: AOEN, BKP, BKEN, OSSI, OSSR, and DTGN [7:0] bits can all be write protected depending on the LOCK configuration, and it is necessary to configure all of them on the first write to the TIMx\_BKDT register.

Bit Field	Name	Description
15	MOEN	Main Output enable
		This bit can be set by software or hardware depending on the TIMx_BKDT.AOEN bit, and is
		asynchronously cleared to '0' by hardware once the brake input is active. It is only valid for



Bit Field	Name	Description
		channels configured as outputs.
		0: OC and OCN outputs are disabled or forced to idle state.
		1: OC and OCN outputs are enabled if TIMx_CCEN.CCxEN or TIMx_CCEN.CCxNEN bits are
		set. For more details, refer to Section 9.4.10 Capture/Compare enable registers (TIMx_CCEN).
14	AOEN	Automatic output enable
		0: Only software can set TIMx_BKDT.MOEN;
		1: Software sets TIMx_BKDT.MOEN; or if the break input is not active, when the next update
		event occurs, hardware automatically sets TIMx_BKDT.MOEN.
13	ВКР	Break input polarity
		0: Low level of the brake input is valid
		1: High level of the brake input is valid
		Note: Any write to this bit requires an APB clock delay to take effect.
12	BKEN	Break enable
		0: Disable brake input (BRK and CCS clock failure events)
		1: Enable brake input (BRK and CCS clock failure events)
		Note: Any write to this bit requires an APB clock delay to take effect.
11	OSSR	Off-state Selection for Run Mode
		This bit is used when TIMx_BKDT.MOEN=1 and the channel is a complementary output.
		The OSSR bit does not exist in timer without complementary outputs.
		0: When inactive, OCx/OCxN outputs are disabled (OCx/OCxN enable output signal = 0)
		1: When inactive, $OCx/OCxN$ outputs are enabled with their inactive level as soon as $CCxEN = 1$
		or CCxNEN = 1. Then, OCx/OCxN enable output signal = 1
		For more details, See Section 9.4.10, capture/compare enablement registers (TIMx_CCEN).
10	OSSI	Off-state Selection for Idle Mode
		This bit is used when TIMx_BKDT.MOEN=0 and the channels configured as outputs.
		0: When inactive, OCx/OCxN outputs are disabled (OCx/OCxN enable output signal = 0)
		1: When inactive, OCx/OCxN outputs are enabled with their idle level as soon as CCxEN = 1 or
		CCxNEN = 1. Then, $OCx/OCxN$ enable output signal = 1
		For more details, See Section 9.4.10, capture/compare enablement registers (TIMx_CCEN).
9:8	LCKCFG[1:0]	Lock Configuration
		These bits offer a write protection against software errors.
		00:
		– No write protected.
		01:
		– LOCK Level 1
		TIMx_BKDT.DTGN, TIMx_BKDT.BKEN, TIMx_BKDT.BKP, TIMx_BKDT.AOEN,
		TIMx_CTRL2.OIx, TIMx_CTRL2.OIxN bits enable write protection.
		10:
		– LOCK Level 2
		Except for register write protection in LOCK Level 1 mode, TIMx_CCEN.CCxP and
		TIMx_CCEN.CCxNP (If the corresponding channel is configured in output mode),
		TIMx_BKDT.OSSR and TIMx_BKDT.OSSI bits also enable write protection.
		11:



Bit Field	Name	Description
		– LOCK Level 3
		Except for register write protection in LOCK Level 2, TIMx_CCMODx.OCxMD and
		TIMx_CCMODx.OCxPEN bits (If the corresponding channel is configured in output mode) also
		enable write protection.
		Note: After the system reset, the LCKCFG bit can only be written once. Once written to the
		TIMx_BKDT register, LCKCFG will be protected until the next reset.
7:0	DTGN [7:0]	Dead-time Generator
		These bits define the dead-time duration between inserted complementary outputs. The
		relationship between the DTGN value and the dead time is as follows::
		DTGN[7:5] = 0xx:
		dead time = $DTGN[7:0] \times (t_{DTS})$
		DTGN[7:5] = 10x:
		dead time =(64+DTGN[5:0]) × (2 × $t_{DTS}$ )
		DTGN[7:5]=110:
		dead time = $(32+DTGN[4:0]) \times (8 \times t_{DTS})$
		DTGN [then] = 111:
		dead time = $(32 + DTGN [4:0]) \times (16 \times t_{DTS})$
		t <sub>DTS</sub> value see TIMx_CTRL1.CLKD [1:0].

## 9.4.20 DMA Control Register (TIMx\_DCTRL)

Offset address: 0x48

Reset value: 0x0000

15	13	12				8	7		5	4				0
						T								1
Reserved			l	DBLEN[4:0]				Reserved			DBADDR[4:0]			
				I		I		LI			I		L	
				rw								rw		

Bit Field	Name	Description
15:9	Reserved	Reserved, the reset value must be maintained, kept at 0.
12:8	DBLEN[4:0]	DMA Burst Length
		This bit field defines the number DMA will accesses (write/read) TIMx_DADDR register.
		00000:1 time transfer
		00001: 2 times transfers
		00010: 3 times transfers
		10001: 18 times transfers
7:5	Reserved	Reserved, the reset value must be maintained.
4:0	DBADDR[4:0]	DMA Base Address
		This bit field defines the first address where the DMA accesses the TIMx_DADDR register.
		When access is done through the TIMx_DADDR first time, this bit-field specifies the address
		you just access. And then the second access to the TIMx_DADDR, you will access the address
		of "DMA Base Address + 4"



Bit Field	Name	Description
		00000: TIMx_CTRL1,
		00001: TIMx_CTRL2,
		00010: TIMx_SMCTRL,
		10001: TIMx_BKDT
		10010: TIMx_DCTRL

## 9.4.21 DMA Transfer Buffer Register (TIMx\_DADDR)

Offset address: 0x4C

Reset value: 0x0000

15											0
		1	1	1	1			-	1		
						BU	RST[15:0]				
	 					1			 	 	 1
							rw				

Bit Field	Name	Description
15:0	BURST[15:0]	DMA access buffer.
		When a read or write operation is assigned to this register, the register located at the address
		range (DMA base address + DMA burst length $\times$ 4) will be accessed.
		DMA base address = The address of TIM_CTRL1 + TIMx_DCTRL. DBADDR * 4;
		DMA burst len = $TIMx_DCTRL.DBLEN + 1$ .
		Example:
		If TIMx_DCTRL.DBLEN = 0x3(4 transfers), TIMx_DCTRL.DBADDR = 0xD
		(TIMx_CCDAT1), DMA data length = half word, DMA memory address = buffer address in
		SRAM, DMA peripheral address = TIMx_DADDR address.
		When an event occurs, TIMx will send requests to the DMA, and transfer data 4 times.
		For the first time, DMA access to the TIMx_DADDR register will be mapped to access
		TIMx_CCDAT1 register;
		For the second time, DMA access to the TIMx_DADDR register will be mapped to access
		TIMx_CCDAT2 register;
		For the fourth time, DMA access to the TIMx_DADDR register will be mapped to access
		TIMx_CCDAT4 register;

## 9.4.22 Capture/Compare Mode Registers 3(TIMx\_CCMOD3)

Offset address: 0x54

Reset value: 0x0000

15	14	12 1	1 10	9	8	7	6	4	3	2	1	0
OC6CEN	OC6MD[2:0]	OC6	PEN OC6FE	N Res	erved	OC5CEN	OC5MD[2:	0]	OC5PEN	OC5FEN	Rese	rved
rw	rw	rv	v rw			rw	rw		rw	rw		

Bit Field	Name	Description
15	OC6CEN	Output compare 6 clear enable



Bit Field	Name	Description			
14:12	OC6MD[2:0]	utput compare 6 mode			
11	OC6PEN	tput compare 6 preload enable			
10	OC6FEN	Output compare 6 fast enable			
9:8	Reserved	Reserved, the reset value must be maintained			
7	OC5CEN	Output compare 5 clear enable			
6:4	OC5MD[2:0]	Output compare 5 mode			
3	OC5PEN	Output compare 5 Preload enable			
2	OC5FEN	Output compare 5 fast enable			
1: 0	Reserved	Reserved, the reset value must be maintained			

## 9.4.23 Capture/Compare Register 5 (TIMx\_CCDAT5)

### Offset address: 0x58

Reset value: 0x0000

15														0
				1	1	T I	1		1			1	1	
							CCDAT	5[15:0]						
	1	I	I	1	1	1	1		I	 I	I	I	L	
							r	W						

Bit Field	Name	Description
15:0	CCDAT5[15:0]	Capture/Compare 5 value
		• CC5 channel can only configured as output:
		CCDAT5 contains the value to be compared to the counter TIMx_CNT, signaling on the OC5
		output.
		If the preload feature is not selected in TIMx_CCMOD3.OC5PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		TIM1_CC5 and TIM8_CC5 is used for comparator blanking.

## 9.4.24 Capture/Compare Register 6 (TIMx\_CCDAT6)

Offset address: 0x5C

Reset value: 0x0000

15 0 CCDAT6[15:0]

rw



Bit	Name	Description
Field		
15:0	CCDAT6[15:0]	Capture/Compare 6 value
		• CC6 channel can only configured as output:
		CCDAT6 contains the value to be compared to the counter TIMx_CNT, signaling on the OC6
		output.
		If the preload feature is not selected in TIMx_CCMOD3.OC6PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		TIM1_CC6 for OPAMP switch.

# **N**SING

## 10 General-purpose Timers (TIM3 and TIM4)

## **10.1 General-purpose Timers Introduction**

The general-purpose timers (TIM3 and TIM4) are mainly used in the following scenarios: counting the input signals, measuring the pulse length of the input signals and generating the output waveform, etc.

## 10.2 Main Features of General-purpose Timers

- 16-bit auto-reload counters. (It can realize up-counting, down-counting, up/down counting)
- 16-bit programmable prescaler. (The prescaler factor can be configured with any value between 1 and 65536)
- Up to 4 channels
  - Input capture
  - Output compare
  - PWM generation (edge or center-aligned mode)
  - Single-pulse mode output
- Channel's operation modes: PWM output, ouput compare, one-pulse mode output, input capture
- The events that generate the interrupt/DMA are as follows:
  - Update event
  - Trigger event
  - Input capture
  - Output compare
- Timer can be controlled by external signal
- Timers can be linked together internally for timer synchronization or chaining
- Incremental (quadrature) encoder interface: used for tracking motion and resolving rotation direction and position
- Hall sensor interface: used to do three-phase motor control
- Supports capturing the signal of the internal comparator output






Figure 10-1 Block Diagram of TIMx (x=3 and 4)

The capture channel 1/2/3 input can come from IOM or comparator output

## **10.3 General-purpose Timers Description**

## 10.3.1 Time-base Unit

The time-base unit mainly includes: prescaler, counter and auto-reload. When the time base unit is operating, the software can read and write the corresponding registers (TIMx\_PSC, TIMx\_CNT and TIMx\_AR) at any time.

Depending on the setting of the auto-reload preload enable bit (TIMx\_CTRL1.ARPEN), the value of the preload register is transferred to the shadow register immediately or at each update event UEV. An update event is generated when the counter reaches the overflow/underflow condition and it can be generated by software when TIMx\_CTRL1.UPDIS=0. The counter CK\_CNT is valid only when the TIMx\_CTRL1.CNTEN bit is set. The counter starts counting one clock cycle after the TIMx\_CTRL1.CNTEN bit is set.


### **Prescaler description**


The TIMx\_PSC register consists of a 16-bit counter that can be used to divide the counter clock frequency by any factor between 1 and 65536. It can be changed on the fly as it is buffered. The new prescaler ratio is taken into account at the

239 / 585



next update event.





### 10.3.2 Counter Mode

#### Up-counting mode

In up-counting mode, the counter will count from 0 to the value of the register TIMx\_AR, then restart from 0, and a counter overflow event is generated.

When the TIMx\_CTRL1.UPRS bit (select update request) and the TIMx\_EVTGEN.UDGN bit are set, the update event (UEV) is generated, and TIMx\_STS.UDITF will not be set by hardware, therefore, no update interrupts or update DMA requests are generated. This is to avoid generating the update interrupt when clearing the counter.

When an update event occurs, all registers are updated and the TIMx\_STS.UDITF is set(depending on TIMx\_CTRL1.UPRS):

- The auto-reload shadow registers is updated with preload value(TIMx\_AR), when TIMx\_CTRL1.ARPEN = 1.
- The prescaler shadow register is reloaded with the preload value(TIMx\_PSC).

Setting TIMx\_CTRL1.UPDIS=1 is to avoid updating the shadow registers when new values are written to the preload registers.

When an update event occurs, the counter will still be cleared and the prescaler counter will also be set to 0 (but the prescaler value will remain unchanged).

The figure below shows some examples of the counter behavior and the update flags for different division factors in the



up-counting mode.

Figure 10-3	<b>Timing Diagram</b>	of Up-Counting.	The Internal	<b>Clock Divider</b>	Factor = 2/N
-------------	-----------------------	-----------------	--------------	----------------------	--------------

Internal clock divided by 2	CNTEN	
	CK_PSC	
	Timer clock = CK_CNT	
	Counter register	0034 0035 0036 0000 0001 0002 0003
	Counter overflow	· · · · · · · · · · · · · · · · · · ·
	Update interrupt flag(UDITF)	
	Update event(UEV)	
Internal clock divided by N	CK_PSC	
	Timer clock = CK_CNT	
	Counter register	
	Counter overflow	
	Update interrupt flag(UDITF)	
	Update event(UEV)	



ARPEN = 0	
ARFEIN – 0 <sub>CNTEN</sub>	
CK_PSC	
Timer clock = CK_CNT	
Counter register	31 32 33 34 35 36 00 01 02 03 04 05 06 07
Counter overflow	
Update event (UEV)	7
Update interrupt flag(UDITF)	
Auto-reload preload register	FF 36
W. '	Change AR value
Write a new value in TIMx_AR	
ARPEN = 1	
CK_PSC	
Timer clock = CK_CNT	
Counter register	F0 XF1XF2XF3XF4XF5X00X01X02X03X04X05X06X07X
Counter overflow	
Update event (UEV)	
Update interrupt flag(UDITF)	
Auto-reload preload register	F5 36
Write a new value in TIMx_AR	
Auto-reload shadow register	F5 36

### Figure 10-4 Timing Diagram of The Up-Counting, Update Event When ARPEN=0/1




### **Down-counting mode**

In down-counting mode, the counter will decrement from the value of the register TIMx\_AR to 0, then restart from the auto-reload value and generate a counter underflow event.

The process of configuring update events and updating registers in down-counting mode is the same as in up-counting mode, refer to Section 0.

The figure below shows some examples of the counter behavior and the update flags for different division factors in the down-counting mode.





#### **Center-aligned mode**

In center-aligned mode, the counter increments from 0 to the value  $(TIMx_AR) - 1$ , a counter overflow event is generated. Then it counts down from the auto-reload value  $(TIMx_AR)$  to 1 and generates a counter underflow event. Then the counter restart from 0 and starts counting up again.

In this mode, the TIMx\_CTRL1.DIR direction bits have no effect and the count direction is updated and specified by hardware. Center-aligned mode is active when the TIMx\_CTRL1. CAMSEL bit is not equal to "00".

The update events can be generated at each time the counter overflows and at each time the counter underflows. Alternatively, an update event can also be generated by setting the TIMx\_EVTGEN. UDGN bit (either by software or using



a slave mode controller). In this case, the counter restarts from 0, as does the prescaler's counter.

Please note: if the update source is a counter overflow, auto-reload update before reloading the counter.

### Figure 10-6 Timing Diagram of The Center-Aligned, Internal Clock Divided Factor =2/N


Internal clock CK_PSC divided by 2	
Timer clock = CK_CNT	
Counter register	0003 0002 0001 0000 0001 0002 0003
Counter underflow	
Update event (UEV)	
Update interrupt flag(UDITF)	
Internal clock divided by N CK_PSC - Timer clock = CK_CNT - Counter register - Counter underflow Update event (UEV) Update interrupt flag(UDITF) -	

### Figure 10-7 A Center-Aligned Sequence Diagram That Includes Counter Overflows and Underflows (ARPEN



## nsing.com.sg





### 10.3.3 Clock Selection


- The internal clock of timers: CK\_INT
- Two kinds of external clock mode :
  - External input pin
  - External trigger input ETR



• Internal trigger input (ITRx): one timer is used as a prescaler for another timer.

### Internal clock source (CK\_INT)


When the TIMx\_SMCTRL.SMSEL is equal to "000", the slave mode controller is disabled. The three control bits (TIMx\_CTRL1.CNTEN、TIMx\_CTRL1. DIR、TIMx\_EVTGEN. UDGN) can only be changed by software (except TIMx\_EVTGEN. UDGN, which remains cleared automatically). It is provided that the TIMx\_CTRL1.CNTEN bit is written as' 1 ' by software, the clock source of the prescaler is provided by the internal clock CK\_INT.




### Figure 10-8 Control Circuit in Normal Mode, Internal Clock Divided by 1



### External clock source mode 1





This mode is selected by configuring TIMx\_SMCTRL.SMSEL=111. The counter can be configured to count on the rising or falling edge of the clock at the selected input.

For example, to configure up-counting mode to count on the rising edge of the clock at the TI2 input, the configuration steps are as follows:


- 1. Configure TIMx\_CCMOD1.CC2SEL equal to '01', CC2 channel is configured as input, IC2 is mapped to TI2
- 2. Configure TIMx\_CCEN.CC2P equal to '0', select clock rising edge polarity
- 3. Configure TIMx\_CCMOD1.IC2F[3:0] to select input filter bandwidth (if filter is not needed, keep IC2F bit at '0000')
- 4. Configure TIMx\_SMCTRL.SMSEL equal to '111', select timer external clock mode 1
- 5. Configure TIMx\_SMCTRL.TSEL equal to '110', select TI2 as the trigger input source
- 6. Configure TIMx\_CTRL1.CNTEN equal to '1' to start the counter

Note: The capture prescaler is not used for triggering, so it does not need to be configured

When the rising edge of the timer clock occurs at TI2=1, the counter counts once and the TIMx\_STS .TITF flag is pulled high.

The delay between the rising edge of TI2 and the actual clock of the counter depends on the resynchronization circuit at the input of TI2.






### Figure 10-10 Control Circuit in External Clock Mode 1

### External clock source mode 2

This mode is selected by TIMx\_SMCTRL .EXCEN equal to 1. The counter can count on every rising or falling edge of the external trigger input ETR.

The following figure is a schematic diagram of the external trigger input module in external clock source mode 2



### Figure 10-11 External Trigger Input Block Diagram

For example, use the following configuration steps to make the up counter count every 2 rising edges on ETR.

- 1. As no filter is needed in this case, setting TIMx\_SMCTRL .EXTF[3:0] equal to '0000'
- 2. Configure the prescaler by setting TIMx\_SMCTRL.EXTPS[1:0] equal to '01'
- 3. Select the polarity on ETR pin by setting TIMx\_SMCTRL.EXTP equal to '0', The rising edge of ETR is valid
- 4. External clock mode 2 is selected by setting TIMx SMCTRL .EXCEN equal to '1'
- 5. Enable the counter by setting TIMx\_CTRL1. CNTEN equal to '1'



The counter counts every 2 rising edges of ETR. The delay between the rising edge of ETR and the actual clock of the counter is due to a resynchronization circuit on the ETRP signal.





Figure 10-12 Control Circuit in External Clock Mode 2

### 10.3.4 Capture/Compare Channels

Capture/compare channels include capture/compare registers and shadow registers. The input section consists of digital filters, multiplexers and prescalers. The output section includes comparators and output controls.

The input signal TIx is sampled and filtered to generate the signal TIxF. Then a signal (TIxF\_rising or TIxF\_falling) is generated by the edge detector of the polarity select function, the polarity of which is selected by the TIMx\_CCEN.CCxP bits. This signal can be used as a trigger input for the slave mode controller. At the same time, the signal ICx is sent to the capture register after prescaler. The following figure shows a block diagram of a capture/compare channel.

Figure 10-13 Capture/Compare Channel (Example: Channel 1 Input Stage)



249 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



The output part generates an intermediate waveform OCxRef (active high) as reference. The polarity acts at the end of the chain.





Figure 10-14 Capture/Compare Channel 1 Main Circuit



### Figure 10-15 Output Part of Channelx (X = 1,2,3,4;Take Channel 4 as An Example)



Reads and writes always access preloaded registers when capturing/comparing. The two specific operating processes are as follows:

In capture mode, the capture is actually done in the shadow register, which is copied into the preload register.

In compare mode, as opposed to capture mode, the value of the preload register is copied into the shadow register, which is compared with the counter.

### 10.3.5 Input Capture Mode

In capture mode, the TIMx\_CCDATx registers are used to latch the counter value after the ICx signal detects.

There is a capture interrupt flag TIMx\_STS.CCxITF, which can trigger an interrupt or DMA request f the corresponding interrupt enable is pulled high.

The TIMx\_STS. CCxITF bit is set by hardware when a capture event occurs and is cleared by software or by reading the TIMx\_CCDATx register.

The overcapture flag TIMx\_STS.CCxOCF is set equal to 1 when the counter value is captured in the TIMx\_CCDATx register and TIMx\_STS.CC1ITF is already pulled high. Unlike the former, TIMx\_STS.CCxOCF is cleared by writing 0 to it.

To achieve a rising edge of the TI1 input to capture the counter value into the TIMx\_CCDAT1 register, the configuration flow is as follows:

1. Select the valid input:

Configure TIMx\_CCMOD1.CC1SEL to '01'. At this time, the input is the CC1 channel, and IC1 is mapped to TI1.

2. The duration of the input filter required for programming:

Define the sampling frequency of the TI1 input and the length of the digital filter by configuring the TIMx\_CCMODx.ICxF bits. Example: If the input signal jitters up to 5 internal clock cycles, we must program a filter duration longer than these 5 clock cycles. When 8 consecutive samples (sampled at  $f_{DTS}$  frequency) with the new level are detected, we can validate the transition on TI1. Then configure TIMx\_CCMOD1. IC1F to '0011'.

3. Configure TIMx\_CCEN .CC1P=0, select the rising edge as the valid transition polarity on the TI1 channel.

# **N**SING

- 4. Configure the input prescaler. In this example, configure TIMx\_CCMOD1.IC1PSC= '00' to disable the prescaler because we want to capture every valid transition.
- 5. Enable capture by configuring TIMx\_CCEN. CC1EN = '1'.

If you want to enable DMA request, you can configure TIMx\_DINTEN.CC1DEN=1.If you want enable related interrupt request, you can configureTIMx\_DINTEN.CC1IEN bit=1

## 10.3.6 PWM Input Mode


There are some differences between PWM input mode and normal input capture mode, including:

- Two ICx signals are mapped to the same TIx input.
- Two ICx signals are active on edges of opposite polarity.
- Select one of two TIxFP signals as trigger input.
- The slave mode controller is configured in reset mode.

For example, the following configuration flow can be used to know the period and duty cycle of the PWM signal on TI1 (It depends on the frequency of CK INT and the value of the prescaler).

- 1. Configure TIMx\_CCMOD1.CC1SEL equal to '01' to select TI1 as valid input for TIMx\_CCDAT1.
- 2. Configure TIMx\_CCEN.CC1P equal to '0' to select the active polarity of filtered timer input 1(TI1FP1), active at the rising edge.
- 3. Configure TIMx\_CCMOD1.CC2SEL equal to '10' to select TI1 as valid input for TIMx\_CCDAT2.
- 4. Configure TIMx\_CCEN.CC2P equal to 1 to select the valid polarity of filtered timer input 2(TI1FP2), active at the falling edge.
- 5. Configure TIMx\_SMCTRL.TSEL=101 to select Filtered timer input 1 (TI1FP1) as valid trigger input.
- 6. Configure TIMx\_SMCTRL.SMSEL=100 to configure the slave mode controller to reset mode.
- 7. Configure TIMx\_CCEN. CC1EN=1 and TIMx\_CCEN.CC2EN=1 to enable capture.





## Figure 10-16 PWM Input Mode Timing

Because of only filter timer input 1 (TI1FP1) and filter timer input 2 (TI2FP2) are connected to the slave mode controller, the PWM input mode can only be used with the TIMx\_CH1/TIMx\_CH2 signals.

## 10.3.7 Forced Output Mode

In output mode(TIMx\_CCMODx.CCxSEL=00), the output compare signal can be forced to active or inactive level directly by software.

TIMx\_CCMODx. OCxMD=101 can be set to force the output compare signal to active level. And the OCxREF will be forced high, OCx get opposite value to CCxP polarity bit. On the other hand, user can set TIMx\_CCMODx. OCxMD=100 to force the output compare signal to inactive level.

In this mode, the values of the TIMx\_CCDATx shadow register and the counter still comparing with each other.

The comparison between the output compare register TIMx\_CCDATx and the counter TIMx\_CNT has no effect on OCxREF. And the flag still can be set. Therefore, the interrupt and DMA requests still can be transmitted.

## 10.3.8 Output Compare Mode

This function is used to control the output waveform, or to indicate that a period of time has elapsed.

When the capture/compare register and the counter have the same value, the output compare function's operations are as follow:

1. TIMx\_CCMODx.OCxMD is for output compare mode, and TIMx\_CCEN.CCxP is for output polarity. When the compare matches, if set TIMx\_CCMODx.OCxMD=000, the output pin will keep its level; if set TIMx\_CCMODx.OCxMD=001, the output pin will be set active; if set TIMx\_CCMODx.OCxMD=010, the output pin will be set inactive; if set TIMx\_CCMODx.OCxMD=011, the output pin will be set to toggle.

253 / 585



# nsing.com.sg

- 2. Set TIMx\_STS.CCxITF.
- 3. If user set TIMx\_DINTEN.CCxIEN, a corresponding interrupt will be generated.
- 4. If user set TIMx\_DINTEN.CCxDEN and set TIMx\_CTRL2.CCDSEL to select DMA request, and DMA request will be sent.

User can set TIMx\_CCMODx.OCxPEN to choose capture/compare shawdow registere using capture/compare preload registers(TIMx\_CCDATx) or not.

The timing resolution is one count of the counter.


In one pulse mode, the output compare mode can also be used to output a single pulse.


Here are the configuration steps for output compare mode:

- 1. First of all, user should select the counter clock.
- 2. Secondly, set TIMx\_AR and TIMx\_CCDATx with desired data.
- 3. Set TIMx\_DINTEN.CCxIEN if user need to generate an interrupt.
- 4. Then select the output mode by set TIMx\_CCEN.CCxP, TIMx\_CCMODx.OCxMD, TIMx\_CCEN.CCxEN, etc.
- 5. At last, set TIMx\_CTRL1.CNTEN to enable the counter.

User can update the output waveform by setting TIMx\_CCDATx at any time, as long as the preload register is not enabled. Otherwise the TIMx\_CCDATx shadow register will be updated at the next update event.

Here is an example.





NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



### 10.3.9 PWM Mode

User can use PWM mode to generate a signal whose duty cycle is determined by the value of the TIMx\_CCDATx register and whose frequency is determined by the value of the TIMx\_AR register. And depends on the value of TIMx\_CTRL1.CAMSEL, the TIM can generate PWM signal in edge-aligned mode or center-aligned mode.

User can set PWM mode 1 or PWM mode 2 by setting TIMx\_CCMODx. OCxMD=110 or setting TIMx\_CCMODx. OCxMD=111. To enable preload register, user must set corresponding TIMx\_CCMODx.OCxPEN. Then set TIMx\_CTRL1.ARPEN to auto-reload preload register.

User can set polarity of OCx by setting TIMx\_CCEN.CCxP.

The values of TIMx\_CNT and TIMx\_CCDATx are always compared with each other when the TIM is under PWM mode.

Only if an update event occurs, the preload register will transfer to the shadow register. Therefore user must reset all the registers by setting TIMx EVTGEN.UDGN before the counter starts counting.


#### **PWM center-aligned mode**

The PWM center-aligned mode is active when setting TIMx\_CTRL1.CAMSEL equal 01, 10 or 11. The setting of the compare flag depends on the value of TIMx\_CTRL1.CAMSEL. There are three kinds of situation that the compare flag is set, only when the counter counts up, only when the counter counts down, or when the counter counts up and counts down. The TIMx\_CTRL1.DIR is updated by software and must not be changed by software.

The example of center-aligned PWM waveforms is as follow, and the setting of the waveform are: TIMx\_AR=8, PWM mode 1, the compare flag is set when the counter counts down corresponding to TIMx\_CTRL1. CAMSEL=01.

255 / 585





## Figure 10-18 Center-aligned PWM Waveform (AR=8)

When using center-aligned mode, users should pay attention to the following considerations:

- It depends on the value of TIMx\_CTRL1.DIR that the counter counts up or down. Cautions that the DIR and CAMSEL bits should not be changed at the same time.
- User should not write the counter while running in center-aligned mode, otherwise it will cause unexpected results. Here are some examples:
  - If the value written into the counter is 0 or is the value of TIMx\_AR, the direction will be updated but the update event will not be generated.
  - If the value written into the counter is greater than the value of auto-reload, the direction will not be updated.
- To be on the safe side, user is suggested setting TIMx\_EVTGEN.UDGN to generate an update by software before starting the counter, and not writing the counter while it is running.

### PWM edge-aligned mode

There are two kinds of configuration in edge-aligned mode, up-counting and down-counting.

• Up-counting




User can set TIMx\_CTRL1.DIR=0 to make counter counts up.

Example for PWM mode1.

When  $TIMx_CNT < TIMx_CCDATx$ , the reference PWM signal OCxREF is high. Otherwise it will be low. If the compare value in  $TIMx_CCDATx$  is greater than the auto-reload value, the OCxREF will remains 1. Conversely, if the compare value is 0, the OCxREF will remains 0.

When TIMx\_AR=8, the PWM waveforms are as follow.



### Figure 10-19 Edge-Aligned PWM Waveform (APR=8)

### • Down-counting

User can set TIMx\_CTRL1.DIR=1 to make counter counts down.

Example for PWM model.

When  $TIMx_CNT > TIMx_CCDATx$ , the reference PWM signal OCxREF is low. Otherwise it will be high. If the compare value in  $TIMx_CCDATx$  is greater than the auto-reload value, the OCxREF will remains 1.

Note: If the nth PWM cycle CCDATx shadow register  $\geq AR$  value, the shadow register value of CCDATx in the (n+1)th PWM cycle is 0. At the moment when the counter is 0 in the (n+1)th PWM cycle, although the value of the counter = CCDATx shadow register = 0 and OCxREF = '0', no compare event will be generated.


### 10.3.10 One-pulse Mode

In the one-pulse mode (ONEPM), a trigger signal is received, and a pulse  $t_{PULSE}$  with a programmable pulse length is generated after a programmable delay  $t_{DELAY}$ . The output mode needs to be configured as output compare mode or PWM

257 / 585



mode. After selecting one-pulse mode, the counter will stop counting after the update event UEV is generated.



## Figure 10-20 Example of One-pulse Mode

The following is an example of the one-pulse mode:

A rising edge trigger is detected from the TI2 input, and a pulse with a length of  $t_{PULSE}$  is generated on OC1 after a delay of  $t_{DELAY}$ .

- 1. Counter configuration: count up, counter  $TIMx_CNT < TIMx_CCDAT1 \le TIMx_AR$ ;
- 2. TI2FP2 is mapped to TI2, TIMx\_CCMOD1.CC2SEL= '01'; TI2FP2 is configured for rising edge detection, TIMx\_CCEN.CC2P= '0';
- 3. TI2FP2 acts as the trigger (TRGI) of the slave mode controller and starts the counter, TIMx\_SMCTRL.TSEL= '110', TIMx\_SMCTRL.SMSEL= '110' (trigger mode);
- The count value to be delayed (t<sub>DELAY</sub>) is written to TIMx\_CCDAT1, TIMx\_AR TIMx\_CCDAT1 is the count value of the pulse length t<sub>PULSE</sub>;
- Configure TIMx\_CTRL1.ONEPM=1 to enable single pulse mode, configure TIMx\_CCMOD1.OC1MD = '111' to select PWM2 mode;
- 4. Wait for an external trigger event on TI2, and a one pulse waveform will be output on OC1;

### Special case: OCx fast enable:

In one-pulse mode, an edge is detected through the TIx input, and triggers the start of the counter to count to the comparison value and then output a pulse. These operations limit the minimum delay  $t_{DELAY}$  that can be achieved.

258 / 585



You can set TIMx\_CCMODx.OCxFEN=1 to turn on OCx fast enable, the OCxREF signal will be forced to be converted to the same level as the comparison match occurs immediately after triggering the rising edge, no matter what the comparison result is. OCxFEN fast enable takes effect only when the channel mode is configured for PWM1 and PWM2 modes.


## 10.3.11 Clearing The Ocxref Signal on An External Event

If TIMx\_CCMODx.OCxCEN=1, high level of ETRF input can be used to driven the OCxREF signal to low, and the OCxREF signal will remains low, until the next UEV happens. Only output compare and PWM modes can use this function. This cannot be used when it is in forced mode.

Here is an example for it. The ETR signal is connected to the output of a comparator to control the current. The operation for ETR should be as follow:

- 1. Set TIMx\_SMCTRL.EXTPS=00 to disable the external trigger prescaler.
- 2. Set TIMx\_SMCTRL.EXCEN=0 to disable the external clock mode 2.
- Set TIMx\_SMCTRL.EXTP and TIMx\_SMCTRL.EXTF to configure the external trigger polarity and external trigger filter according to the need.

Here is an example for the case that the behavior of OCxREF signal for different value of OCxCEN when ETRF input becomes high. Timer is set to be in PWM mode in this case.





## 10.3.12 Debug Mode

When the microcontroller is in debug mode (the Cortex<sup>®</sup>-M0 core halted), the TIMx counter can either continue to operate normally or stop depending on the DBG\_CTRL.TIMx\_STOP configuration in the PWR module,. For more details, refer to Section 3.3.2.

259 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



## 10.3.13 TIMx and External Trigger Synchronization

Same with advanced-control timer, refer to Section 9.3.16

## 10.3.14 Timer Synchronization

All TIMx timers are internally interconnected to each other. This implementation allows a master timer to provide trigger to reset, start, stop or provide a clock for the other slave timers. The master clock is used for internal counter and can be prescaled. Below figure shows a block diagram of timer interconnection.

The synchronization function does not support dynamic change of the connection. User should configure and enable the slave timer before enabling the master timer's trigger or clock.




Figure 10-22 Block Diagram of Timer Interconnection

### Master timer as a prescaler for another timer

TIM1 as a prescaler for TIM3. TIM1 is maser timer, TIM3 is slave timer.

User needs to do the following steps for this configuration.

- 1. Setting TIM1\_CTRL2.MMSEL='010' to use the update event of TIM1 as trigger output.
- 2. Configure TIM3\_SMCTRL. TSEL= '000' to connect the TRGO of TIM1 to TIM3.
- 3. Configure TIM3\_SMCTRL.SMSEL = '111', the slave mode controller will be configured in external clock mode 1.
- 4. Start TIM3 by setting TIM3\_CTRL1. CNTEN = '1'.
- 5. Start TIM1 by setting TIM1\_CTRL1. CNTEN = '1'.

Note: If user select OCx as the trigger output of TIM1 by configuring MMSEL = '1xx', OCx rising edge will be used to drive TIM2.

# **N**SING

### Master timer to enable another timer

In this example, TIM3 is enabled by the output compare of TIM1. TIM3 counter will start to count after the OC1REF output from TIM1 is high. Both counters are clocked based on CK\_INT via a prescaler divide by 3 is performed ( $f_{CK_CNT} = f_{CK_INT}/3$ ).

The configuration steps are shown as below.

- 1. Setting TIM1\_CTRL2.MMSEL='100' to use the OC1REF of TIM1 as trigger output.
- 2. Configure TIM1\_CCMOD1 register to configure the OC1REF output waveform.
- 3. Setting TIM3\_SMCTRL.TSEL = '000' to connect TIM1 trigger output to TIM3.
- 4. Setting TIM3\_SMCTRL.SMSEL= '101' to set TIM3 in gated mode.
- 5. Setting TIM3\_CTRL1.CNTEN= '1' to start TIM3.
- 6. Setting TIM1\_CTRL1.CNTEN= '1' to start TIM1.

Note: The TIM3 clock is not synchronized with the TIM1 clock, this mode only effects the TIM3 counter enable signal.




Figure 10-23 TIM3 Gated by OC1REF Of TIM1

In the next example, The enable signal of TIM1 is used for Gated TIM3, Setting TIM1.CTRL1.CNTEN = '0' to stop TIM1. TIM3 counts on the divided internal clock only when TIM1 is enable. Both counters are clocked based on CK\_INT via a prescaler divide by 3 is performed ( $f_{CK_CNT} = f_{CK_INT}/3$ ).


The configuration steps are shown as below

- 1. Setting TIM1\_CTRL2.MMSEL='001' to use the enable signal of TIM1 as trigger output
- 2. Setting TIM3\_SMCTRL.TSEL = '000' to configure TIM3 to get the trigger input from TIM1
- 3. Setting TIM3\_SMCTRL.SMSEL = '101' to configure TIM3 in gated mode.



- 4. Setting TIM3\_CTRL1.CNTEN= '1' to start TIM3.
- 5. Setting TIM1\_CTRL1.CNTEN= '1' to start TIM1.
- 6. Setting TIM1\_CTRL1.CNTEN= '0' to stop TIM1.

## Figure 10-24 TIM3 Gated by Enable Signal of TIM1




## Master timer to start another timer

In this example, we can use update event as trigger source.TIM1 is master timer, TIM3 is slave timer.

The configuration steps are shown as below:

- 1. Setting TIM1\_CTRL2.MMSEL='010' to use the update event of TIM1 as trigger output
- 2. Configure TIM1\_AR register to set the output period.
- 3. Setting TIM3\_SMCTRL .TSEL= '000' to connect TIM1 trigger output to TIM3.
- 4. Setting TIM3\_SMCTRL. SMSEL = '110' to set TIM3 in trigger mode.
- 5. Setting TIM1\_CTRL1.CNTEN=1 to start TIM1.





## Figure 10-25 Trigger TIM3 with An Update of TIM1

## Start 2 timers synchronously using an external trigger

In this example, TIM1 is enabled when TIM1's TI1 input rises, and TIM3 is enabled when TIM1 is enabled. To ensure the counters are aligned, TIM1 must be configured in master/slave mode. For TI1, TIM1 is the slave; for TIM3, TIM1 is the master.


The configuration steps are shown as below:

- 1. Setting TIM1.MMSEL = '001' to use the enable signal as trigger output
- 2. Setting TIM1\_SMCTRL.TSEL = '100' to configure the TIM1 in slave mode and receive the trigger input of TI1.
- 3. Setting TIM1\_SMCTRL .SMSEL = '110' to configure TIM1 in trigger mode.
- 4. Setting TIM1\_SMCTRL .MSMD = '1' to configure TIM1 in master/slave mode.
- 5. Setting TIM3\_SMCTRL.TSEL = '000' to connect TIM1 trigger output to TIM3.
- 6. Setting TIM3\_SMCTRL.SMSEL = '110' to configure TIM3 in trigger mode.

When TI1 rising edge arrives, both timers start counting synchronously according to the internal clock, and both TITF flags are set simultaneously.

The following figure shows a delay between CNTEN and CK\_PSC of TIM1 in master/slave mode.





## Figure 10-26 Triggers Timers 1 and 3 Using The TI1 Input of TIM1

## 10.3.15 Encoder Interface Mode

The encoder uses two inputs TI1 and TI2 as an interface and the counter counts on every edge change on TI1FP1 or TI2FP2. The counting direction is automatically controlled by hardware TIMx\_CTRL1.DIR. There are three types of encoder counting modes:

- The counter only counts on the edge of TI1, TIMx\_SMCTRL.SMSEL = '001';
- The counter only counts on the edge of TI2, TIMx\_SMCTRL.SMSEL = '010';
- The counter counts on the edges of TI1 and TI2 at the same time, TIMx\_SMCTRL.SMSEL = '011';

The encoder interface is equivalent to using an external clock with direction selection, and the counter only counts continuously between 0 and the auto-reload value (TIMx\_AR.AR [15:0]). Therefore, it is necessary to configure the auto-reload register TIMx\_AR in advance.

Note: Encoder mode and external clock mode 2 are not compatible and must not be selected together.

The relationship between the counting direction and the encoder signal is shown in Table 10-1:

	Level On Opposite	TI1FP1	l Signal	TI2FP2	2 Signal
Active Edge	Signals	Rising	Falling	Rising	Falling
	(TI1FP1 forTI2,				
	TI2FP2 for TI1)				


**Table 10-1 Counting Direction Versus Encoder Signals** 



С	counting only at TI1	High	Counting down	Counting up	Don't count	Don't count
		Low	Counting up	Counting down	Don't count	Don't count
С	counting only at TI2	High	Don't count	Don't count	Counting up	Counting down
		Low	Don't count	Don't count	Counting down	Counting up
	Counting on	High	Counting down	Counting up	Counting up	Counting down
	TI1 and TI2	Low	Counting up	Counting down	Counting down	Counting up

Here is an example of an encoder with dual edges triggering selected to suppress input jitter:


- 1. IC1FP1 is mapped to TI1 (TIMx\_CCMOD1.CC1SEL= '01'), IC1FP1 is not inverted (TIMx\_CCEN.CC1P= '0');
- 2. IC1FP2 is mapped to TI2 (TIMx\_CCMOD2.CC2SEL= '01'), IC2FP2 is not inverted (TIMx\_CCEN.CC2P= '0');
- 3. The input is active at both rising and falling edges (TIMx\_SMCTRL.SMSEL = '011');
- 4. Enable counter TIMx\_CTRL1.CNTEN= '1';



### Figure 10-27 Example of Counter Operation in Encoder Interface Mode

The following figure shows the example of counter behavior when IC1FP1 polarity is inverted (CC1P= '1', other configurations are the same as above)





### Figure 9-43 Encoder Interface Mode Example with IC1FP1 Polarity Inverted

## 10.3.16 Interfacing with Hall Sensor

Please refer to Section 9.3.20

# **10.4 TIMx Register Description(x=3 And 4)**

For abbreviations used in registers, refer to Section 1.1

All register operations must be performed in half word (16-bits) or one word (32-bits).

## 10.4.1 Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	٢	9	5	4	3	2	1	0
000h	TIMx_CTRL1									Reserved								CLRSEL	Reserved	C3SEL	C2SEL	CISEL	Reserved		CLKU[1:0]	ARPEN	CAMPET [1.0]	CAMBEL [1.0]	DIR	ONEPM	UPRS	UPDIS	CNTEN
	Reset Value																	0		0	0	0		0	0	0	0	0	0	0	0	0	0
004h	TIMx_CTRL2													Reserved											ETRSEL	THISEL		MMSEL[2:0]		CCDSEL		Reserved	
	Reset Value																								0	0	0	0	0	0			
008h	TIMx_SMCTRL									Reserved								EXTP	EXCEN	EVTD6L1.01	EA1P3[1:0]		EVTE[3.0]			MSMD		TSEL[2:0]		Reserved		SMSELEL[2:0]	
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
00Ch	TIMx_DINTEN									Recerved	Nesel veu								TDEN	Reserved	CC4DEN	<b>CC3DEN</b>	<b>CC2DEN</b>	CCIDEN	UDEN	Reserved	TIEN	Reserved	CC4IEN	<b>CC3IEN</b>	CC2IEN	CCHEN	UIEN
	Reset Value																		0		0	0	0	0	0		0		0	0	0	0	0

### Table 10-2 Register Overview



Offset	Register	31 30 229 228 225 225 222 221 19 119 117 117	15	14 13	12	11	10	6 %	0	9	5	4	3	7	1
010h	TIMx_STS	Reserved		_	CC40CF	CC3OCF	CC20CF	CC10CF	Reserved	TITF	Reserved	CC4ITF	CC3ITF	<b>CC2ITF</b>	CCIITF UDITF
014h	Reset Value TIMx_EVTGEN Reset Value	Reserved			0	0	0	0		0 LCN 0	Reserved	0 CC4GN 0	o CC3GN o	0 CC2GN 0	o CCIGN o o UDGN o
	TIMx_CCMOD1 Output compare	Reserved	OC2CEN	OC2MD[2:0]		OC2PEN	<b>OC2FEN</b>	CC2SEL[1:0]	OCICEN	0	OC1MD[2:0]	0	OCIPEN	OCIFEN	CC1SEL[1:0]
018h	Reset Value		0	0 0	0	0	0	0 0	0	0	0	0	0	0	0 0
	TIMx_CCMOD1 Input capture	Reserved		IC2F[3:0]		IC2PSCI1:01		CC2SEL[1:0]			ICIF[3:0]		LO-LIJJSGLJI		CCISEL[1:0]
	Reset Value		0	0 0	0	0	0	0 0	0	0	0	0	0	0	0 0
01Ch	TIMx_CCMOD2 Output compare	Reserved	OC4CEN	OC4MD[2:0]		OC4PEN	OC4FEN	CC4SEL[1:0]	OC3CEN		OC3MD[2:0]		<b>OC3PEN</b>	<b>OC3FEN</b>	CC3SEL[1:0]
	Reset Value		0	0 0	0	0	0	0 0	0	0	0	0	0	0	0 0
01Ch	TIMx_CCMOD2 Input capture	Reserved		IC4F[3:0]		IC4PSCI1:01		CC4SEL[1:0]			IC3F[3:0]		10.11205021		CC3SEL[1:0]
	Reset Value		0	0 0	0	0	0	0 0	7	0	0	0	0	0	0 0
020h	TIMx_CCEN Reset Value	Reserved		o CC4P	o CC4EN	Reserved		o CC3P		Reserved	o CC2P	o CC2EN	Doctoriod	וארארו ארח	o CCIEN
024h	TIMx_CNT	Reserved							[15:0]						
028h	Reset Value TIMx_PSC Reset Value	Reserved	0	0 0	0	0	0	0 0 PSC 0 0	[15:0]	0	0	0	0	0	0 0
02Ch	TIMx_AR	Reserved						AR[	15:0]						
	Reset Value		1	1 1	1	1	1	1 1	1	1	1	1	1	1	1 1
030h		Reserved													
034h	TIMx_CCDAT1 Reset Value	Reserved	0	0 0	0	0	0	CCDA	T1[15:0]	0	0	0	0	0	0 0
038h	TIMx_CCDAT2	Reserved						CCDA	T2[15:0	]					
03Ch	Reset Value TIMx_CCDAT3	Reserved	0	0 0	0	0	0	0 0 CCDA	0 0 T3[15:0]	0	0	0	0	0	0 0
	Reset Value TIMx_CCDAT4		0	0 0	0	0	0	0 0 CCDA	0 0 T4[15:0]	0	0	0	0	0	0 0
040h 044h	Reset Value	Reserved	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0 0
048h	TIMx_DCTRL Reset Value	Reserved			0	DBL 0	EN[4	0 0		Reserved		Г 0	OBAD 0	-	:0]
04Ch	TIMx_DADDR Reset Value	Reserved	0	0 0	0	0	0	BURS	T[15:0]	0	0	0	0	0	0 0



# 10.4.2 Control Register 1 (TIMx\_CTRL1)

Offset address: 0x00

Reset value: 0x0000 0000

31										-					16
			I	I			Reso	erved		I	I			I	
	1		1	1	1		1	1		1	1	1		1	I
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CLRSEL	Reserved	C3SEL	C2SEL	C1SEL	Reserved	CLKI	D[1:0]	ARPEN	CAMS	' EL[1:0]	DIR	ONEPM	UPRS	UPDIS	CNTEN
rw		rw	rw	rw		r	w	rw	r	w	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15	CLRSEL	OCxREF clear selection
		0: Select the external OCxREF clear from ETR
		1: Select the internal OCxREF clear from COMP(COMP1/COMP2/COMP3)
14	Reserved	Reserved, the reset value must be maintained
13	C3SEL	Channel 3 Selection
		0: Select external CH3 (from IOM) signal
		1: Select internal CH3 signal from COMP3
12	C2SEL	Channel 2 Selection
		0: Select external CH2 (from IOM) signal
		1: Select internal CH2 signal from COMP2
11	C1SEL	Channel 1 selection
		0: Select external CH1 signal from IOM
		1: Select internal CH1 signal from COMP1
10	Reserved	Reserved, the reset value must be maintained
9:8	CLKD[1:0]	Clock division
		CLKD[1:0] indicates the division ratio between CK_INT (timer clock) and t <sub>DTS</sub> (clock used
		for dead-time generator and digital filters (ETR, TIx))
		00: $t_{DTS} = t_{CK\_INT}$
		01: $t_{DTS} = 2 \times t_{CK\_INT}$
		10: $t_{DTS} = 4 \times t_{CK\_INT}$
		11: Reserved, do not use this configuration
7	ARPEN	ARPEN: Auto-reload preload enable
		0: Shadow register disable for TIMx_AR register
		1: Shadow register enable for TIMx_AR register
6:5	CAMSEL[1:0]	Center-aligned mode selection
		00: Edge-aligned mode. TIMx_CTRL1.DIR specifies up-counting or down-counting.
		01: Center-aligned mode 1. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when down-counting.
		10: Center-aligned mode 2. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when up-counting.



Bit Field	Name	Description
		11: Center-aligned mode 3. The counter counts in center-aligned mode, and the output
		compare interrupt flag bit is set to 1 when up-counting or down-counting.
		Note: Switching from edge-aligned mode to center-aligned mode is not allowed when the
		counter is still enabled ( $TIMx\_CTRL1.CNTEN = 1$ ).
4	DIR	Direction
		0: Up-counting
		1: Down-counting
		Note: This bit is read-only when the counter is configured in center-aligned mode or encoder
		mode.
3	ONEPM	One-pulse mode
		0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.
		1: Enable one-pulse mode, the counter stops counting when the next update event occurs
		(clearing TIMx_CTRL1.CNTEN bit)
2	UPRS	Update request source
		This bit is used to select the UEV event sources by software.
		0: If update interrupt or DMA request is enabled, any of the following events will generate an
		update interrupt or DMA request:
		<ul> <li>Counter overflow/underflow</li> </ul>
		<ul> <li>The TIMx_EVTGEN.UDGN bit is set</li> </ul>
		<ul> <li>Update generation from the slave mode controller</li> </ul>
		1: If update interrupt or DMA request is enabled, only counter overflow/underflow will
		generate update interrupt or DMA request
1	UPDIS	Update disable
		This bit is used to enable/disable the Update event (UEV) events generation by software.
		0: Enable UEV. And UEV will be generated if one of following condition been fulfilled:
		<ul> <li>Counter overflow/underflow</li> </ul>
		<ul> <li>The TIMx_EVTGEN.UDGN bit is set</li> </ul>
		- Update generation from the slave mode controller
		Shadow registers will update with preload value.
		1: UEV disabled. No update event is generated, and the shadow registers (AR, PSC, and
		CCDATx) keep their values. If the TIMx_EVTGEN.UDGN bit is set or a hardware reset is
		issued by the slave mode controller, the counter and prescaler are reinitialized.
0	CNTEN	Counter Enable
		0: Disable counter
		1: Enable counter
		Note: external clock, gating mode and encoder mode can only work after
		TIMx_CTRL1.CNTEN bit is set in the software. Trigger mode can automatically set
		<i>TIMx_CTRL1.CNTEN bit by hardware.</i>

# 10.4.3 Control Register 2 (TIMx\_CTRL2)

Offset address: 0x04



# nsing.com.sg

15				9	8	7	6		4	3	2		0
	I	Reserved			ETRSEL	TIISEL	M	IMSEL[2:0]		CCDSEL		Reserved	
·	•				rw	rw		rw		rw			

Bit Field	Name	Description
15:9	Reserved	Reserved, the reset value must be maintained
8	ETRSEL	External Triggered Selection storage (ETR Selection)
		0: Select external ETR (from IOM) signal;
		1: Reserved
7	TI1SEL	TI1 selection
		0: TIMx_CH1 pin connected to TI1 input.
		1: TIMx_CH1, TIMx_CH2, and TIMx_CH3 pins are XOR connected to the TI1 input.
6:4	MMSEL[2:0]	Master Mode Selection
		These 3 bits (TIMx_CTRL2. MMSEL [2:0]) are used to select the synchronization information
		(TRGO) sent to the slave timer in the master mode. Possible combinations are as follows:
		000: Reset -When the TIMx_EVTGEN.UDGN is set or a reset is generated by the slave mode
		controller, a TRGO pulse occurs. And in the latter case, the signal on TRGO is delayed
		compared to the actual reset.
		001: Enable - The TIMx_CTRL1.CNTEN bit is used as the trigger output (TRGO). Sometimes
		you need to start multiple timers at the same time or enable slave timer for a period of time.
		The counter enable signal is set when TIMx_CTRL1.CNTEN bit is set or the trigger input in
		gated mode is high.
		When the counter enable signal is controlled by the trigger input, there is a delay on TRGO
		except if the master/slave mode is selected (refer to the description of the
		TIMx_SMCTRL.MSMD bit).
		010: Update - The update event is selected as the trigger output (TRGO). For example, a master
		timer clock can be used as a slave timer prescaler.
		011: Compare pulse - Triggers the output to send a positive pulse (TRGO) when the
		TIMx_STS.CC1ITF is to be set (even if it is already high), when a capture or a comparison
		succeeds.
		100: Compare - OC1REF signal is used as the trigger output (TRGO).
		101: Compare - OC2REF signal is used as the trigger output (TRGO).
		110: Compare - OC3REF signal is used as the trigger output (TRGO).
		111: Compare - OC4REF signal is used as the trigger output (TRGO).
3	CCDSEL	Capture/compare DMA selection
		0: When a CCx event occurs, a DMA request for CCx is sent.
		1: When an update event occurs, a DMA request for CCx is sent.
2:0	Reserved	Reserved, the reset value must be maintained

# 10.4.4 Slave Mode Control Register (TIMx\_SMCTRL)

Offset address: 0x08



# nsing.com.sg

15	14	13	12	11			8	7	6		4	3	2		0
EXTP	EXCEN	EXTPS	5[1:0]		EXTF[3:0]			MSMD		TSEL[2:0]		Reserved		SMSEL[2:0]	
rw	rw	rw	/		rw	•		rw		rw				rw	

Bit Field	Name	Description
15	EXTP	External trigger polarity
		This bit is used to select whether the trigger operation is to use ETR or the inversion of ETR.
		0: ETR active at high level or rising edge.
		1: ETR active at low level or falling edge.
14	EXCEN	External clock enable
		This bit is used to enable external clock mode 2, and the counter is driven by any active edge on
		the ETRF signal in this mode.
		0: External clock mode 2 disable.
		1: External clock mode 2 enable.
		Note 1: When external clock mode 1 and external clock mode 2 are enabled at the same time, the
		input of the external clock is ETRF.
		Note 2: The following slave modes can be used simultaneously with external clock mode 2: reset
		mode, gated mode and trigger mode; However, TRGI cannot connect to ETRF
		$(TIMx\_SMCTRL.TSEL \neq '111').$
		Note 3: Setting the TIMx_SMCTRL.EXCEN bit has the same effect as selecting external clock
		mode 1 and connecting TRGI to ETRF (TIMx_SMCTRL.SMSEL = 111 and TIMx_SMCTRL.TSEL
		= 111).
13:12	EXTPS[1:0]	External trigger prescaler
		The frequency of the external trigger signal ETRP must be at most 1/4 of TIMxCLK frequency.
		When a faster external clock is input, a prescaler can be used to reduce the frequency of ETRP.
		00: Prescaler disable
		01: ETRP frequency divided by 2
		10: ETRP frequency divided by 4
		11: ETRP frequency divided by 8
11:8	EXTF[3:0]	External trigger filter
		These bits are used to define the frequency at which the ETRP signal is sampled and the
		bandwidth of the ETRP digital filtering. In effect, the digital filter is an event counter that
		generates a validate output after consecutive N events are recorded.
		0000: No filter, sampling at fDTS
		0001: $f_{SAMPLING} = f_{CK_INT}$ , N = 2
		0010: $f_{SAMPLING} = f_{CK_INT}$ , N = 4
		0011: $f_{SAMPLING} = f_{CK_INT}$ , N = 8
		0100: $f_{SAMPLING} = f_{DTS}/2$ , N = 6
		0101: $f_{SAMPLING} = f_{DTS}/2, N = 8$
		0110: $f_{SAMPLING} = f_{DTS}/4$ , N = 6
		0111: $f_{SAMPLING} = f_{DTS}/4$ , N = 8
		1000: $f_{SAMPLING} = f_{DTS}/8$ , N = 6
		1001: $f_{SAMPLING} = f_{DTS}/8$ , N = 8
		1010: $f_{SAMPLING} = f_{DTS}/16$ , N = 5

271 / 585



Bit Field	Name	Description
		1011: $f_{SAMPLING} = f_{DTS}/16$ , N = 6
		1100: $f_{SAMPLING} = f_{DTS}/16$ , N = 8
		1101: $f_{SAMPLING} = f_{DTS}/32$ , N = 5
		1110: $f_{SAMPLING} = f_{DTS}/32$ , N = 6
		1111: $f_{SAMPLING} = f_{DTS}/32$ , N = 8
-		
7	MSMD	Master/ Slave mode
		0: No action
		1: Events on the trigger input (TRGI) are delayed to allow a perfect synchronization between the
		current timer (via TRGO) and its slaves. This is useful when several timers are required to be
		synchronized to a single external event.
6:4	TSEL[2:0]	Trigger selection
		These 3 bits are used to select the trigger input of the synchronous counter.
		000: Internal trigger 0 (ITR0) 100: TI1 edge detector (TI1F_ED)
		001: Internal trigger 1 (ITR1) 101: Filtered timer input 1(TI1FP1)
		010: Internal trigger 2 (ITR2) 110: Filtered timer input 2 (TI2FP2)
		011: Internal trigger 3 (ITR3) 111: External triggered Input (ETRF)
		For more details on ITRx, refer to Table 10-3 below.
		Note: These bits must be changed only when not in use (e. g. TIMx_SMCTRL.SMSEL=000) to
		avoid false edge detection at the transition.
3	Reserved	Reserved, the reset value must be maintained
2:0	SMSEL[2:0]	Slave mode selection
		When an external signal is selected, the active edge of the trigger signal (TRGI) is linked to the
		selected external input polarity (refer to input control register and control register description)
		000: Disable slave mode. If TIMx_CTRL1.CNTEN = 1, the prescaler is driven directly by the
		internal clock.
		001: Encoder mode 1. According to the level of TI2FP2, the counter up-counting or down-
		counting on the edge of TI1FP1.
		010: Encoder mode 2. According to the level of TI1FP1, the counter up-counting or down-
		counting on the edge of TI2FP2.
		011: Encoder mode 3. According to the input level of another signal, the counter up-counting or
		down-counting on the edges of TI2FP1 and TI2FP2.
		100: Reset mode. On the rising edge of the selected trigger input (TRGI), the counter is
		reinitialized and the shadow register is updated.
		101: Gated mode. When the trigger input (TRGI) is high, the clock of the counter is enabled. Once
		the trigger input becomes low, the counter stops counting, but is not reset. In this mode, the start
		and stop of the counter are controlled.
		110: Trigger mode. When a rising edge occurs on the trigger input (TRGI), the counter is started
		but not reset. In this mode, only the start of the counter is controlled.





Bit Field	Name	Description
		111: External clock mode 1. The counter is clocked by the rising edge of the selected trigger input
		(TRGI).
		Note: Do not use gated mode if TI1F_ED is selected as the trigger input
		(TIMx_SMCTRL.TSEL=100). This is because T11F_ED outputs a pulse for each T11F transition,
		whereas gated mode checks the level of the triggered input.

## Table 10-3 TIMx Internal Trigger Connection

Slave Timer	ITR0 (TSEL = 000)	ITR1 (TSEL = 001)	ITR2 (TSEL = 010)	ITR3 (TSEL = 011)
TIM3	TIM1	NA	NA	TIM4
TIM4	TIM1	NA	TIM3	TIM8

# 10.4.5 DMA/Interrupt Enable Registers (TIMx\_DINTEN)

Offset address: 0x0C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	TDEN	Reserved	CC4DEN	CC3DEN	CC2DEN	CCIDEN	UDEN	Reserved	TIEN	Reserved	CC4IEN	CC3IEN	CC2IEN	CCHEN	UIEN
	rw		rw	rw	rw	rw	rw		rw		rw	rw	rw	rw	rw

Bit Field	Name	Description
15	Reserved	Reserved, the reset value must be maintained
14	TDEN	Trigger DMA request enable
		0: Disable trigger DMA request
		1: Enable trigger DMA request
13	Reserved	Reserved, the reset value must be maintained
12	CC4DEN	Capture/Compare 4 DMA request enable
		0: Disable capture/compare 4 DMA request
		1: Enable capture/compare 4 DMA request
11	CC3DEN	Capture/Compare 3 DMA request enable
		0: Disable capture/compare 3 DMA request
		1: Enable capture/compare 3 DMA request
10	CC2DEN	Capture/Compare 2 DMA request enable
		0: Disable capture/compare 2 DMA request
		1: Enable capture/compare 2 DMA request
9	CC1DEN	Capture/Compare 1 DMA request enable
		0: Disable capture/compare 1 DMA request
		1: Enable capture/compare 1 DMA request
8	UDEN	Update DMA request enable
		0: Disable update DMA request
		1: Enable update DMA request



Bit Field	Name	Description
7	Reserved	Reserved, the reset value must be maintained
6	TIEN	Trigger interrupt enable
		0: Disable trigger interrupt
		1: Enable trigger interrupt
5	Reserved	Reserved, the reset value must be maintained
4	CC4IEN	Capture/Compare 4 interrupt enable
		0: Disable capture/compare 4 interrupt
		1: Enable capture/compare 4 interrupt
3	CC3IEN	Capture/Compare 3 interrupt enable
		0: Disable capture/compare 3 interrupt
		1: Enable capture/compare 3 interrupts
2	CC2IEN	Capture/Compare 2 interrupt enable
		0: Disable capture/compare 2 interrupt
		1: Enables capture/compare 2 interrupts
1	CC1IEN	Capture/Compare 1 interrupt enable
		0: Disable capture/compare 1 interrupt
		1: Enables capture/comparing 1 interrupt
0	UIEN	Update interrupt enable
		0: Disable update interrupt
		1: Enables update interrupt

# 10.4.6 Status Registers (TIMx\_STS)

Offset address: 0x10

15		13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved		CC40CF	CC30CF	CC2OCF	CC10CF	Res	erved	TITF	Reserved	CC4ITF	CC3ITF	CC2ITF	CC1ITF	UDITF
			rc_w0	rc_w0	rc_w0	rc_w0			rc_w0		rc_w0	rc_w0	rc_w0	rc_w0	rc_w0

Bit Field	Name	Description
15:13	Reserved	Reserved, the reset value must be maintained
12	CC4OCF	Capture/Compare 4 overcapture flag
		See TIMx_STS.CC10CF description.
11	CC3OCF	Capture/Compare 3 overcapture flag
		See TIMx_STS.CC10CF description.
10	CC2OCF	Capture/Compare 2 overcapture flags
		See TIMx_STS.CC10CF description.
9	CC10CF	Capture/Compare 1 overcapture flag
		This bit is set by hardware only when the corresponding channel is configured in input capture
		mode. Cleared by software writing 0.
		0: No overcapture occurred
		1: TIMx_STS.CC1ITF was already set when the value of the counter has been captured in the
		TIMx_CCDAT1 register.



Bit Field	Name	Description
8:7	Reserved	Reserved, the reset value must be maintained
6	TITF	Trigger interrupt flag
		This bit is set by hardware when an active edge is detected on the TRGI input when the slave
		mode controller is in a mode other than gated. This bit is set by hardware when any edge in
		gated mode is detected. This bit is cleared by software.
		0: No trigger event occurred
		1: Trigger interrupt occurred
5	Reserved	Reserved, the reset value must be maintained
4	CC4ITF	Capture/Compare 4 interrupt flag
		See TIMx_STS.CC1ITF description.
3	CC3ITF	Capture/Compare 3 interrupt flag
		See TIMx_STS.CC1ITF description.
2	CC2ITF	Capture/Compare 2 interrupt flag
		See TIMx_STS.CC1ITF description.
1	CC1ITF	Capture/Compare 1 interrupt flag
		When the corresponding channel of CC1 is in output mode:
		Except in center-aligned mode, this bit is set by hardware when the counter value is the same as
		the compare value (refer to TIMx_CTRL1.CAMSEL bit description). This bit is cleared by
		software.
		0: No match occurred.
		1: The value of TIMx_CNT is the same as the value of TIMx_CCDAT1.
		When the value of TIMx_CCDAT1 is greater than the value of TIMx_AR, the
		TIMx_STS.CC11TF bit will go high if the counter overflows (in up-counting and up/down-
		counting modes) and underflows in down-counting mode.
		When the corresponding channel of CC1 is in input mode:
		This bit is set by hardware when the capture event occurs. This bit is cleared by software or by
		reading TIMx_CCDAT1.
		0: No input capture occurred.
		1: Input capture occurred. Counter value has captured in the TIMx_CCDAT1. An edge with the
		same polarity as selected has been detected on IC1.
0	UDITF	Update interrupt flag
		This bit is set by hardware when an update event occurs under the following conditions:
		- When TIMx_CTRL1.UPDIS = 0, overflow or underflow (An update event is generated).
		<ul> <li>When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and set the</li> </ul>
		TIMx_EVTGEN.UDGN bit by software to reinitialize the CNT.
		<ul> <li>When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and the counter CNT is</li> </ul>
		reinitialized by the trigger event. (See TIMx_SMCTRL Register description)
		This bit is cleared by software.
		0: No update event occurred
		1: Update interrupt occurred

# 10.4.7 Event Generation Registers (TIMx\_EVTGEN)

Offset address: 0x14



### Reset values: 0 x0000

15					7	6	5	4	3	2	1	0
1			Reserved			TGN	Reserved	CC4GN	CC3GN	CC2GN	CC1GN	UDGN
	1	1		1		w	1	w	w	w	w	w

Bit Field	Name	Description
15: 7	Reserved	Reserved, the reset value must be maintained.
6	TGN	Trigger generation
		This bit can generate a trigger event when set by software. And at this time TIMx_STS.TITF =
		1, if the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA
		will be generated. This bit is automatically cleared by hardware.
		0: No action
		1: Generated a trigger event
5	Reserved	Reserved, the reset value must be maintained
4	CC4GN	Capture/Compare 4 generation
		See TIMx_EVTGEN.CC1GN description.
3	CC3GN	Capture/Compare 3 generation
		See TIMx_EVTGEN.CC1GN description.
2	CC2GN	Capture/Compare 2 generation
		See TIMx_EVTGEN.CC1GN description.
1	CC1GN	Capture/Compare 1 generation
		This bit can generate a capture/compare event when set by software. This bit is automatically
		cleared by hardware.
		When the corresponding channel of CC1 is in output mode:
		The TIMx_STS.CC1ITF flag will be pulled high, if the corresponding interrupt and DMA are
		enabled, the corresponding interrupt and DMA will be generated.
		When the corresponding channel of CC1 is in input mode:
		TIMx_CCDAT1 will capture the current counter value, and the TIMx_STS.CC1ITF flag will be
		pulled high, if the corresponding interrupt and DMA are enabled, the corresponding interrupt
		and DMA will be generated. If The IMx_STS.CC11TF is already pulled high, pull
		TIMx_STS.CC10CF high.
		0: No action
		1: Generated a CC1 capture/compare event
0	UDGN	Update generation
		This bit can generate an update event when set by software. And at this time the counter will be
		reinitialized, the prescaler counter will be cleared, the counter will be cleared in center-aligned or up-
		counting mode, but take TIMx_AR in down-counting mode the value of the register. This bit is
		automatically cleared by hardware.
		0: No action
		1: Generated an update event

# 10.4.8 Capture/Compare Mode Register 1 (TIMx\_CCMOD1)

Offset address: 0x18



# nsing.com.sg

Channels can be used for input (capture mode) or output (compare mode), and the direction of the channel is defined by the corresponding CCxSEL bit. The other bits of the register act differently in input and output modes. OCx describes the function of a channel in output mode, ICx describes the function of a channel in input mode. Hence, please note that the same bit can have different meanings in output mode and in input mode.

Output compare mode:

15	14 12	11	10	9	8	7	6	4	3	2	1 0			
OC2CEN	OC2MD[2:0]	OC2PEN	OC2FEN	CC2SEL	[1:0]	OC1CEN	OC1MD[2:0	]	OC1PEN	OC1FEN	CC1SEL[1:0]			
rw	rw	rw	rw	rw		rw	rw		rw	rw	rw			
Bit Field	Name	De	scription											
15	OC2CEN	Ou	tput Com	pare 2 cle	ear en	able								
14:12	OC2MD[2:0]	Ou	Output Compare 2 mode											
11	OC2PEN	Ou	tput Com	pare 2 pro	eload	enable								
10	OC2FEN	Ou	tput Com	pare 2 fas	st ena	ble								
9:8	CC2SEL[1:0]	Caj	oture/com	npare 2 se	lectio	on								
		Th	These bits are used to select the input/output and input mapping of the channel											
		00:	00: CC2 channel is configured as output											
		01:	CC2 cha	nnel is co	nfigu	ired as inpu	it, IC2 is mappe	d on TI	2					
		10:	CC2 cha	nnel is co	nfigu	ired as inpu	it, IC2 is mappe	d on TI	1					
		11:	CC2 cha	nnel is co	nfigu	ired as inpu	it, IC2 is mappe	d on TI	RC. This	mode is o	nly active			
		wh	en the int	ernal trig	ger in	put is selec	ted by TIMx_S	MCTR	L.TSEL.					
		No	Note: CC2SEL is writable only when the channel is off ( $TIMx\_CCEN.CC2EN = 0$ ).											
7	OC1CEN	Ou	Output Compare 1 clear enable											
		0: 0	OC1REF	is not aff	ected	by ETRF i	nput level							
		1: 0	OC1REF	is cleared	imm	ediately wl	nen the ETRF ir	put lev	el is dete	cted as hi	gh			
6:4	OC1MD[2:0]	Ou	Output Compare 1 mode											
		Th	These bits are used to manage the output reference signal OC1REF, which determines the											
		val	values of OC1 and OC1N, and is valid at high levels, while the active levels of OC1 and											
		00	OC1N depend on the TIMx_CCEN.CC1P and TIMx_CCEN.CC1NP bits.											
		000	): Frozen	. Compari	son b	etween TI	Mx_CCDAT1 r	egister	and coun	ter TIMx_	CNT has no			
		eff	ect on OC	CIREF sig	gnal.									
		00	: Set cha	nnel 1 to	the a	ctive level o	on match. When	TIMx	CCDAT	T = TIMx	_CNT,			
		00	1REF sig	gnal will b	e for	ced high.								
		010	): Set cha	nnel 1 as	inact	ive level on	match. When T	TIMx_0	CCDAT1	= TIMx_	CNT,			
		00	1REF sig	gnal will b	e for	ced low.								
		01	: Toggle	. When T	IMx_	CCDAT1 =	= TIMx_CNT, C	OC1RE	F signal v	will be tog	gled.			
		100	): Force t	o inactive	leve	l. OC1REF	signal is forced	low.						
		10	: Force t	o active le	evel.	OC1REF si	gnal is forced h	igh.						
		110	): PWM r	node 1 - I	n up-	-counting m	node, if TIMx_C	CNT < T	ГIMx_CC	CDAT1, C	C1REF signa			
		of	channel 1	is high, c	otherv	wise it is lov	w. In down-cou	nting m	ode, if T	IMx_CN7	]>			
		TIN	Mx_CCD	AT1, OC	1REF	signal of c	hannel 1 is low	, otherv	vise it is l	high.				
		111	: PWM r	node 2 - 1	n up-	-counting m	node, if TIMx_C	CNT < T	ГIMx_CC	CDAT1, C	DC1REF signa			
		of	channel 1	is low, o	therw	vise it is hig	h. In down-cou	nting m	ode, if T	IMx_CN7	] >			
		TI	Ax CCD	AT1, OC	1REF	signal of c	hannel 1 is high	n, other	wise it is	low.				



Bit Field	Name	Description
		Note: In PWM mode 1 or PWM mode 2, the OC1REF level changes only when the
		comparison result changes or when the output compare mode is switched from frozen mode to
		PWM mode.
3	OC1PEN	Output Compare 1 preload enable
		0: Disable preload function of TIMx_CCDAT1 register. Supports write operations to
		TIMx_CCDAT1 register at any time, and the written value is effective immediately.
		1: Enable preload function of TIMx_CCDAT1 register. Only read and write operations to
		preload registers. When an update event occurs, the value of TIMx_CCDAT1 is loaded into
		the active register.
		Note: Only when $TIMx\_CTRL1.ONEPM = 1$ (In one-pulse mode), PWM mode can be used
		without verifying the preload register, otherwise no other behavior can be predicted.
2	OC1FEN	Output Compare 1 fast enable
		This bit is used to speed up the response of the CC output to the trigger input event.
		0: CC1 behaves normally depending on the counter and CCDAT1 values, even if the trigger is
		ON. The minimum delay for activating CC1 output when an edge occurs on the trigger input
		is 5 clock cycles.
		1: An active edge of the trigger input acts like a comparison match on CC1 output. Therefore,
		OC is set to the comparison level regardless of the comparison result. The delay time for
		sampling the trigger input and activating the CC1 output is reduced to 3 clock cycles.
		OCxFEN only works if the channel is configured in PWM1 or PWM2 mode.
1: 0	CC1SEL[1:0]	Capture/compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channels are configured as inputs and IC1 is mapped to TRC. This mode is only
		active when the internal trigger input is selected by TIMx_SMCTRL.TSEL.
		<i>Note:</i> CC1SEL is writable only when the channel is off ( $TIMx\_CCEN.CC1EN = 0$ ).

Input capture mode:

D:4 Field	Nama		Decer	ntion										
rw		rv	V	rw	/		r	W		r	W	r	W	
	IC2F[3:0]		IC2PS	C[1:0]	CC2SE	L[1:0]		IC1F	[3:0]	1	IC1PS	C[1:0]	CC1SI	EL[1:0]
15		12	11	10	9	8	7			4	3	2	1	0

Bit Field Name		Description
I5:12         IC2F[3:0]         Input Capture 2 Filter		Input Capture 2 Filter
11:10	IC2PSC[1:0]	Input Capture 2 Prescaler



Bit Field	Name	Description
9:8	CC2SEL[1:0]	Capture/Compare 2 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC2 channel is configured as output
		01: CC2 channel is configured as input, IC2 is mapped on TI2
		10: CC2 channel is configured as input, IC2 is mapped on TI1
		11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is only active when the
		internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC2SEL is writable only when the channel is off ( $TIMx\_CCEN.CC2EN = 0$ ).
7:4	IC1F[3:0]	Input Capture 1 filter
		These bits are used to define sampling frequency of T11 input and the length of digital filter. The
		digital filter is an event counter that generates an output transition after N events are recorded.
		0000: No filter, sampling at $f_{DTS}$ frequency
		0001: $f_{SAMPLING} = f_{CK_INT}$ , N = 2
		0010: $f_{SAMPLING} = f_{CK_INT}$ , N = 4
		0011: $f_{SAMPLING} = f_{CK_INT}$ , N = 8
		0100: $f_{SAMPLING} = f_{DTS}/2$ , N = 6
		0101: $f_{SAMPLING} = f_{DTS}/2$ , N = 8
		0110: $f_{SAMPLING} = f_{DTS}/4$ , N = 6
		0111: $f_{SAMPLING} = f_{DTS}/4$ , N = 8
		1000: $f_{SAMPLING} = f_{DTS}/8$ , N = 6
		1001: $f_{SAMPLING} = f_{DTS}/8$ , N = 8
		1010: $f_{SAMPLING} = f_{DTS}/16$ , N = 5
		1011: $f_{SAMPLING} = f_{DTS}/16$ , N = 6
		1100: $f_{SAMPLING} = f_{DTS}/16$ , N = 8
		1101: $f_{SAMPLING} = f_{DTS}/32$ , N = 5
		1110: $f_{SAMPLING} = f_{DTS}/32$ , N = 6
		1111: $f_{SAMPLING} = f_{DTS}/32$ , N = 8
3:2	IC1PSC[1:0]	Input Capture 1 prescaler
		These bits are used to select the ratio of the prescaler for IC1 (CC1 input).
		When $TIMx_CCEN.CC1EN = 0$ , the prescaler will be reset.
		00: No prescaler, capture is done each time an edge is detected on the capture input
		01: Capture is done once every 2 events
		10: Capture is done once every 4 events
		11: Capture is done once every 8 events
1:0	CC1SEL[1:0]	Capture/Compare 1 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC1 channel is configured as output
		01: CC1 channel is configured as input, IC1 is mapped on TI1
		10: CC1 channel is configured as input, IC1 is mapped on TI2
		11: CC1 channel is configured as input, IC1 is mapped to TRC. This mode is only active when the
		internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC1SEL is writable only when the channel is off (TIMx_CCEN.CC1EN = 0).



# 10.4.9 Capture/Compare Mode Register 2 (TIMx\_CCMOD2)

Offset address: 0x1C

Reset value: 0x0000

See the description of the CCMOD1 register above

Output comparison mode:

15	14	12	11	10	9	8	7	6		4	3	2	1	0
OC4CEN	OC4MD[2:0]		C4PEN	OC4FEN	CC4SE	EL[1:0]	OC3CEN	OC:	OC3MD[2:0]		OC3PEN OC3FEN		CC3SE	EL[1:0]
rw	rw	·	rw	rw	r	w	rw	·	rw		rw	rw	r	w

Bit Field	Name	Description							
15	OC4CEN	Output compare 4 clear enable							
14:12	OC4MD[2:0]	Output compare 4 mode							
11	OC4PEN	Output compare 4 preload enable							
10	OC4FEN	Output compare 4 fast enable							
9:8	CC4SEL[1:0]	Capture/Compare 4 selection							
		These bits are used to select the input/output and input mapping of the channel							
		00: CC4 channel is configured as output							
		01: CC4 channel is configured as input, IC4 is mapped on TI4							
		10: CC4 channel is configured as input, IC4 is mapped on TI3							
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when							
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.							
		Note: CC4SEL is writable only when the channel is off ( $TIMx\_CCEN.CC4EN = 0$ ).							
7	OC3CEN	Output compare 3 clear enable							
6:4	OC3MD[2:0]	Output compare 3 mode							
3	OC3PEN	Output compare 3 preload enable							
2	OC3FEN	Output compare 3 fast enable							
1:0	CC3SEL[1:0]	Capture/Compare 3 selection							
		These bits are used to select the input/output and input mapping of the channel							
		00: CC3 channel is configured as output							
		01: CC3 channel is configured as input, IC3 is mapped to TI3							
		10: CC3 channel is configured as input, IC3 is mapped on TI4							
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when							
		the internal trigger input is selected by TIMx_SMCTRL.TSEL.							
		<i>Note:</i> CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).							

### Input capture mode:

15 12	11 10	9 8	7 4	3 2	1 0	
IC4F[3:0]	IC4PSC[1:0] CC4SEL[1:0]		IC3F[3:0]	IC3PSC[1:0]	CC3SEL[1:0]	
rw	rw	rw	rw	rw	rw	

Bit Field	Name	Description
15:12	IC4F[3:0]	Input Capture 4 filter



Bit Field	Name	Description
11:10	IC4PSC[1:0]	Input Capture 4 Prescaler
9:8	CC4SEL[1:0]	Capture/Compare 4 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC4 channel is configured as output
		01: CC4 channel is configured as input, IC4 is mapped on TI4
		10: CC4 channel is configured as input, IC4 is mapped on TI3
		11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is only active when the
		internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC4SEL is writable only when the channel is off ( $TIMx\_CCEN.CC4EN = 0$ ).
7:4	IC3F[3:0]	Input Capture 3 filter
3:2	IC3PSC[1:0]	Input Capture 3 Prescaler
1:0	CC3SEL[1:0]	Capture/compare 3 selection
		These bits are used to select the input/output and input mapping of the channel
		00: CC3 channel is configured as output
		01: CC3 channel is configured as input, IC3 is mapped to TI3
		10: CC3 channel is configured as input, IC3 is mapped on TI4
		11: CC3 channel is configured as input, IC3 is mapped to TRC. This mode is only active when the
		internal trigger input is selected by TIMx_SMCTRL.TSEL.
		Note: CC3SEL is writable only when the channel is off ( $TIMx\_CCEN.CC3EN = 0$ ).

## 10.4.10 Capture/Compare Enable Registers (TIMx\_CCEN)

Offset address: 0x20



Bit Field	Name	Description						
15:14	Reserved	Reserved, the reset value must be maintained.						
13	CC4P	Capture/Compare 4 output polarity						
		See TIMx_CCEN.CC1P description.						
12	CC4EN	Capture/Compare 4 output enable						
		See TIMx_CCEN.CC1EN description.						
11:10	Reserved	Reserved, the reset value must be maintained						
9	CC3P	Capture/Compare 3 output polarity						
		See TIMx_CCEN.CC1P description.						
8	CC3EN	Capture/Compare 3 output enable						
		See TIMx_CCEN.CC1EN description.						
7:6	Reserved	Reserved, the reset value must be maintained						
5	CC2P	Capture/Compare 2 output polarity						
		See TIMx_CCEN.CC1P description.						
4	CC2EN	Capture/Compare 2 output enable						



Bit Field	Name	Description							
		See TIMx_CCEN.CC1EN description.							
3:2	Reserved	Reserved, the reset value must be maintained							
1	CC1P	Capture/Compare 1 output polarity							
		When the corresponding channel of CC1 is in output mode:							
		0: OC1 active high							
		1: OC1 active low							
		When the corresponding channel of CC1 is in input mode:							
		At this time, this bit is used to select whether IC1 or the inverse signal of IC1 is used as the trigger							
		or capture signal.							
		0: non-inverted: Capture action occurs when IC1 generates a rising edge. When used as external							
		trigger, IC1 is non-inverted.							
		1: inverted: Capture action occurs when IC1 generates a falling edge. When used as external							
		trigger, IC1 is inverted.							
		Note: If $TIMx\_BKDT.LCKCFG = 3$ or 2, these bits cannot be modified.							
0	CC1EN	Capture/Compare 1 output enable							
		When the corresponding channel of CC1 is in output mode:							
		0: Disable - Disable output OC1 signal.							
		1: Enable - Enable output OC1 signal.							
		When the corresponding channel of CC1 is in input mode:							
		At this time, this bit is used to disable/enable the capture function.							
		0: Disable capture							
		1: Enable capture							

### Table 10-4 Output Control Bits of Standard Ocx Channel

CCxEN	OCx Output Status
0	Disable output (OCx=0)
1	OCx = OCxREF + polarity

Note: The state of external I/O pins connected to standard OCx channels depends on the OCx channel state and GPIO and AFIO registers.

# 10.4.11 Counters (TIMx\_CNT)

Offset address: 0x24

15												0	
	1 1	I	I	1	1		1	1		1	1	1	
	CNT[15:0]												
L 1	1	1	1	1			1	1	1	1	1	1	
	rw												

Bit Field	Name	Description
15:0	CNT[15:0]	Counter value



# 10.4.12 Prescaler (TIMx\_PSC)

Offset address: 0x28

### Reset value: 0x0000

15													0
	1	1		1			1	I	1			1	
					PSC[	15:0]							
	I	I	 I			l	I	I	I	I	l	I	J

#### rw

Bit Field	Name	Description
15:0	PSC[15:0]	Prescaler value
		Counter clock $f_{CK\_CNT} = f_{CK\_PSC} / (PSC [15:0] +1)$ .
		Each time an update event occurs, the PSC value is loaded into the active prescaler register.

## 10.4.13 Auto-reload Register (TIMx\_AR)

Offset address: 0x2C

Reset values: 0xFFFF

15											0
		1	1		1		1 1	1		1	
					AR[	15:0]					
	1			 	 			I	1		
					r	w					

Bit Field	Name	Description
15:0	AR[15:0]	Auto-reload value
		These bits define the value that will be loaded into the actual auto-reload register.
		See Section 9.3.1 for more details.
		When the TIMx_AR.AR [15:0] value is null, the counter does not work.

## 10.4.14 Capture/Compare Register 1 (TIMx\_CCDAT1)

Offset address: 0x34

Reset value: 0x0000

15												0
	1	1	1	1			1	1		1		
						CCDAT	[1[15:0]					
	1	1	1	1				1	1	1	L 1	
						***	a /m					

rw/r

Bit Field	Name	Description
15:0	CCDAT1[15:0]	Capture/Compare 1 value
		• CC1 channel is configured as output:
		CCDAT1 contains the value to be compared to the counter TIMx_CNT, signaling on the OC1
		output.
		If the preload feature is not selected in TIMx_CCMOD1.OC1PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.



Bit Field	Name	Description
		• CC1 channel is configured as input:
		CCDAT1 contains the counter value transferred by the last input capture 1 event (IC1).
		When configured as input mode, register CCDAT1 is only readable.
		When configured as output mode, register CCDAT1 is readable and writable.

# 10.4.15 Capture/Compare Register 2 (TIMx\_CCDAT2)

Offset address: 0x38

Reset value: 0x0000

_	15													 0
Г				1	1				1		1	1	1	
								CCDA	[2[15:0]					
														 .
_														 
	rw/r													

Bit Field	Name	Description
15:0	CCDAT2[15:0]	Capture/Compare 2 values
		• CC2 channel is configured as output:
		CCDAT2 contains the value to be compared to the counter TIMx_CNT, signaling on the OC2
		output.
		If the preload feature is not selected in TIMx_CCMOD1.OC2PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to the
		active register only when an update event occurs.
		• CC2 channel is configured as input:
		CCDAT2 contains the counter value transferred by the last input capture 2 event (IC2).
		When configured as input mode, register CCDAT2 is only readable.
		When configured as output mode, register CCDAT2 is readable and writable.

# 10.4.16 Capture/Compare Register 3 (TIMx\_CCDAT3)

Offset address: 0x3C

15													0
	1	1		1	1	CODAT			1	1	1	1	
						CCDAI	[3[15:0]						
			I		 I							II	
						rv	v/r						

Bit Field	Name	Description
15:0	CCDAT3[15:0]	Capture/Compare 3 value
		CC3 channel is configured as output:
		CCDAT3 contains the value to be compared to the counter TIMx_CNT, signaling on the OC3
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC3PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.



Bit Field	Name	Description
		CC3 channel is configured as input:
		CCDAT3 contains the counter value transferred by the last input capture 3 event (IC3).
		When configured as input mode, register CCDAT3 is only readable.
		When configured as output mode, register CCDAT3 is readable and writable.

# 10.4.17 Capture/Compare Register 4 (TIMx\_CCDAT4)

Offset address: 0x40

Reset value: 0x0000

15												0
		1				1	1	1	1	1		
				CCDAT	[4[15:0]							
				cebin	1[10:0]							
						I				1		
				rv	v/r							

Bit Field	Name	Description
15:0	CCDAT4[15:0]	Capture/Compare 4 value
		• CC4 channel is configured as output:
		CCDAT4 contains the value to be compared to the counter TIMx_CNT, signaling on the OC4
		output.
		If the preload feature is not selected in TIMx_CCMOD2.OC4PEN bit, the written value is
		immediately transferred to the active register. Otherwise, this preloaded value is transferred to
		the active register only when an update event occurs.
		• CC4 channel is configured as input:
		CCDAT4 contains the counter value transferred by the last input capture 4 event (IC4).
		When configured as input mode, register CCDAT4 is only readable.
		When configured as output mode, register CCDAT4 is readable and writable.

# 10.4.18 DMA Control Register (TIMx\_DCTRL)

Offset address: 0x48

15	13	12				8	7		5	4				0
Res	erved		DI	BLEN[4:0	]	1		Reserved			D	BADDR[4:	:0]	
						I						I	I	
				rw								rw		

Bit Field	Name	Description
15:13	Reserved	Reserved, the reset value must be maintained
12:8	DBLEN[4:0]	DMA Burst Length
		This bit field defines the number DMA will accesses (write/read) TIMx_DADDR register.
		00000:1 time transfer
		00001: 2 times transfers
		00010: 3 times transfers



Bit Field	Name	Description
		10001: 18 times transfers
7:5	Reserved	Reserved, the reset value must be maintained.
4:0	DBADDR[4:0]	DMA Base Address
		This bit field defines the first address where the DMA accesses the TIMx_DADDR register.
		When access is done through the TIMx_DADDR first time, this bit-field specifies the address
		you just access. And then the second access to the TIMx_DADDR, you will access the address
		of "DMA Base Address + 4"
		00000: TIMx_CTRL1,
		00001: TIMx_CTRL2,
		00010: TIMx_SMCTRL,
		01011: TIMx_AR,
		01100: Reserved,
		01101: TIMx_CCDAT1,
		10000: TIMx_CCDAT4,
		10001: Reserved,
		10010: TIMx_DCTRL

# 10.4.19 DMA Transfer Buffer Register (TIMx\_DADDR)

Offset address: 0x4C

	15												0
Г		1	1		1		1		1	1	1		
							BURS	T[15:0]					
L			1	1	1	L		1	1	I		1	
							r	w					

Bit Field	Name	Description						
15:0	BURST[15:0]	DMA access buffer.						
		When a read or write operation is assigned to this register, the register located at the address						
		range (DMA base address + DMA burst length $\times$ 4) will be accessed.						
		DMA base address = The address of TIM_CTRL1 + TIMx_DCTRL. DBADDR * 4;						
		DMA burst len = $TIMx_DCTRL.DBLEN + 1.$						
		Example:						
		If TIMx_DCTRL.DBLEN = 0x3(4 transfers), TIMx_DCTRL.DBADDR = 0xD						
		(TIMx_CCDAT1), DMA data length = half word, DMA memory address = buffer address in						
		SRAM, DMA peripheral address = TIMx_DADDR address.						
		When an event occurs, TIMx will send requests to the DMA, and transfer data 4 times.						
		For the first time, DMA access to the TIMx_DADDR register will be mapped to access						
		TIMx_CCDAT1 register;						
		For the second time, DMA access to the TIMx_DADDR register will be mapped to access						



Bit Field	Name	Description
		TIMx_CCDAT2 register;
		·····
		For the fourth time, DMA access to the TIMx_DADDR register will be mapped to access
		TIMx_CCDAT4 register;



# 11 Basic Timers (TIM6)


# **11.1 Basic Timers Introduction**

The basic timer contains a 16-bit counter.

# **11.2 Main Features of Basic Timers**

- 16-bit auto-reload up-counting counter.
- 16-bit programmable prescaler. (The prescaler factor can be configured with any value between 1 and 65536)
- Generates interrupt/DMA request on update event (counter overflow)

Figure 11-1 Block Diagram of TIMx (x = 6)



## **11.3 Basic Timers Description**

## 11.3.1 Time-base Unit

The time-base unit mainly includes: prescaler, counter and auto-reload register. When the time base unit is operating, the software can read and write the corresponding registers (TIMx\_PSC, TIMx\_CNT and TIMx\_AR) at any time.

Depending on the setting of the auto-reload preload enable bit (TIMx\_CTRL1.ARPEN), the value of the preload register is transferred to the shadow register immediately or at each update event UEV. when TIMx\_CTRL1.UPDIS=0, an update event is generated when the counter reaches the overflow condition and it can be generated when the TIMx\_EVTGEN.UDGN bit is set by software. The counter CK\_CNT is valid only when the TIMx\_CTRL1.CNTEN bit is set. The counter starts counting one clock cycle after the TIMx\_CTRL1.CNTEN bit is set.


### 11.3.1.1 Prescaler description


The TIMx\_PSC register consists of a 16-bit counter that can be used to divide the counter clock frequency by any factor between 1 and 65536. It can be changed on the fly as it is buffered. The new prescaler ratio is only taken into account at

288 / 585



the next update event.





#### 11.3.2 Counter Mode

#### 11.3.2.1 Up-counting mode

In up-counting mode, the counter will count from 0 to the value of the register TIMx\_AR, then restart from 0, and a counter overflow event is generated.

If the TIMx\_CTRL1.UPRS bit (select update request) and the TIMx\_EVTGEN.UDGN bit are set, an update event (UEV) will generate, but TIMx\_STS.UDITF will not be set by hardware. Therefore, no update interrupts or DMA update requests are generated. This setting is used in scenarios where you want to clear the counter but do not want to generate an update interrupt.

When an update event occurs, all registers are updated and the TIMx\_STS.UDITF is set(depending on TIMx\_CTRL1.UPRS):

- Update auto-reload shadow registers with preload value(TIMx\_AR), when TIMx\_CTRL1.ARPEN = 1.
- The prescaler shadow register is reloaded with the preload value(TIMx\_PSC)

Setting TIMx\_CTRL1.UPDIS=1 to avoid updating the shadow registers when new values are written to the preload registers.

In this way, when an update event occurs, the counter and the prescaler counter will be reset to 0 (but the prescaler value will remain unchanged).



The figure below shows some examples of the counter behavior and the update flags for different clock frequencies in the up-counting mode.

Internal clock		
divided by 2	CNTEN	
	CK_PSC	
	Timer clock = CK_CNT	
	Counter register	0034 0035 0036 0000 0001 0002 0003
	Counter overflow	
	Update interrupt flag(UDITF)	
	Update event(UEV)	1
Internal clock	CV DOC	
divided by N	CK_PSC	$- \Box \Box$
	Timer clock = CK_CNT	
	Counter register	1F 20 00
	Counter overflow	
	Update interrupt flag(UDITF)	
	Update event(UEV)	

#### Figure 11-3 Timing Diagram of Up-counting. The Internal Clock Divider Factor = 2/N



ARPEN = 0 <sub>CNTEN</sub>	
CNIEN	
CK_PSC	
Timer clock = CK_CNT	
Counter register	31 32 33 34 35 36 00 01 02 03 04 05 06 07
Counter overflow	
Update event (UEV)	
Update interrupt flag(UDITF)	
Auto-reload preload register	FF 36
Write a new	Change AR value value in TIMx_AR
ARPEN = 1	
CNTEN	
CK_PSC	
Timer clock = CK_CNT	
Counter register	F0 \F1\F2\F3\F4\F5\00\01\02\03\04\05\06\07\
Counter overflow	
Update event (UEV)	
Update interrupt flag(UDITF)	
Auto-reload preload register	F5 36
Write a new	value in TIMx_AR
Auto-reload shadow register	F5 36

#### Figure 11-4 Timing Diagram of The Up-Counting, Update Event When ARPEN=0/1




nsing.com.sg

#### 11.3.3 Clock Selection

• The internal clock of timers: CK\_INT

#### 11.3.3.1 Internal clock source (CK\_INT)

It is provided that the TIMx\_CTRL1.CNTEN bit is written as '1' by software, the clock source of the prescaler is provided by the internal clock CK\_INT.





#### 11.3.4 Debug Mode

When the microcontroller is in debug mode (the Cortex<sup>®</sup>-M0 core halted), the TIMx counter can either continue to operate normally or stop. For more details depending on the DBG\_CTRL.TIMx\_STOP configuration in the PWR module, refer to Section 3.3.2.

#### **11.4 Timx Register Description(x=6)**

For abbreviations used in registers, refer to Section 1.1

All register operations must be performed in half word (16-bits) or one word (32-bits).

#### **11.4.1** Register Overview



#### Table 11-1 Register Overview

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



# nsing.com.sg

Offs et	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
	Reset Value		<u> </u>	<u> </u>	<u>.                                    </u>								<u> </u>	<u>,                                    </u>	. <u> </u>	<u> </u>	<u> </u>		<u> </u>		<u> </u>	<u> </u>				0		<u> </u>		0	0	0	0
004h															1	Reser	ved									•					•		
008h															1	Reser	ved																
00C h	TIMx_DINT EN												Reserved												UDEN				Reserved				NHEN
	Reset Value																								0								0
010h	TIMx_STS																Reserved																UDITF
	Reset Value																																0
	TIMx_EVTG																'ed																NDGN
014h	EN																Reserved																
	Reset Value																																0
018h															]	Reser	ved																
01C h															1	Reser	ved																
020h															]	Reser	ved																
024h	TIMx_CNT								Dana	much															CNT	[15:0]							
024h	Reset Value								Reser	rved								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
028h	TIMx_PSC								Reser	rved															PSC[	[15:0]							
02011	Reset Value								Nese	iveu								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
02C	TIMx_AR								Reser	rund															AR[	15:0]							
h	Reset Value								Resel	i veu								1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

# 11.4.2 Control Register 1 (TIMx\_CTRL1)

Offset address: 0x00

Reset value: 0x0000



Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained

293 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



Bit Field	Name	Description
7	ARPEN	ARPEN: Auto-reload preload enable
		0: Shadow register disable for TIMx_AR register
		1: Shadow register enable for TIMx_AR register
6:4	Reserved	Reserved, the reset value must be maintained
3	ONEPM	One-pulse mode
		0: Disable one-pulse mode, the counter counts are not affected when an update event occurs.
		1: Enable one-pulse mode, the counter stops counting when the next update event occurs
		(clearing TIMx_CTRL1.CNTEN bit)
2	UPRS	Update request source
		This bit is used to select the UEV event sources by software.
		0: If update interrupt or DMA request is enabled, any of the following events will generate an
		update interrupt or DMA request:
		Counter overflow
		The TIMx_EVTGEN.UDGN bit is set
		1: If update interrupt or DMA request is enabled, only counter overflow will generate update
		interrupt or DMA request
1	UPDIS	Update disable
		This bit is used to enable/disable the Update event (UEV) events generation by software.
		0: Enable UEV. UEV will be generated if one of following condition been fulfilled:
		Counter overflow
		The TIMx_EVTGEN.UDGN bit is set
		Shadow registers will update with preload value.
		1: UEV disabled. No update event is generated, and the shadow registers (AR, PSC) keep their
		values. If the TIMx_EVTGEN.UDGN bit is set, the counter and prescaler are reinitialized.
0	CNTEN	Counter Enable
		0: Disable counter
		1: Enable counter

## 11.4.3 DMA/Interrupt Enable Registers (TIMx\_DINTEN)

Offset address: 0x0C

Reset value: 0x0000

15				9	8	7					1	0
	1	Reserved	1		UDEN			Reserved		1		UIEN
	ı		1		rw		1	1	1	1		rw

Bit Field	Name	Description
15:9	Reserved	Reserved, the reset value must be maintained
8	UDEN	Update DMA Request enable
		0: Disable update DMA request
		1: Enable update DMA request



Bit Field	Name	Description
7:1	Reserved	Reserved, the reset value must be maintained
0	UIEN	Update interrupt enable 0: Disable update interrupt 1: Enables update interrupt

## 11.4.4 Status Registers (TIMx\_STS)

Offset address: 0x10

Reset value: 0x0000

15									1	0
	1	1	1		Reserved	1		1 1		UDITF
		1		1						
										rc_w0

Bit Field	Name	Description
15:1	Reserved	Reserved, the reset value must be maintained
0	UDITF	Update interrupt flag
		This bit is set by hardware when an update event occurs under the following conditions:
		When $TIMx_CTRL1.UPDIS = 0$ , and counter value overflow.
		When TIMx_CTRL1.UPRS = 0, TIMx_CTRL1.UPDIS = 0, and set the
		TIMx_EVTGEN.UDGN bit by software to reinitialize the CNT.
		This bit is cleared by software.
		0: No update event occurred
		1: Update interrupt occurred

## 11.4.5 Event Generation Registers (TIMx\_EVTGEN)

Offset address: 0x14

Reset values: 0 x0000

	15											1	0
		1	1	I	1	1	I	Reserved	I		1 1		UDGN
L		1	1	1	1	1	1		1				
													w

Bit Field	Name	Description
15: 1	Reserved	Reserved, the reset value must be maintained.
0	UDGN	UDGN: Update generation Software can set this bit to update configuration register value and hardware will clear it automatically. 0: No effect.



Bit Field	Name	Description
		1: Timer will restart and all shadow register will be updated. It will restart prescaler counter also.

## 11.4.6 Counters (TIMx\_CNT)

Offset address: 0x24

Reset value: 0x0000

15 0 CNT[15:0] rw

Bit Field	Name	Description
15:0	CNT[15:0]	Counter value

## 11.4.7 Prescaler (TIMx\_PSC)

Offset address: 0x28

Reset value: 0x0000

15													0
	1	1	1	1	1	1	1	1	1	1	1	1	1
						PSC[	15:0]						
1	1			1		1	1		1			1	

rw

Bit Field	Name	Description
15:0	PSC[15:0]	Prescaler value PSC register value will be updated to prescaler register at update event. Counter clock frequency is input clock frequency divide PSC + 1.

# 11.4.8 Automatic Reload Register (TIMx\_AR)

Offset address: 0x2C

Reset values: 0xFFFF

15															0
			1	1	1	1	1	1	1	1	1		1	1	
								AR[15:0]							
	1	1	1	1			1	1	1		-	1			
								rw							



# nsing.com.sg

Bit Field	Name	Description
15:0	AR[15:0]	Auto-reload value
		These bits define the value that will be loaded into the actual auto-reload register.
		See 11.3.1 for more details.
		When the TIMx_AR.AR [15:0] value is null, the counter does not work.

# **N**SING

# **12 Low Power Timer (LPTIM)**

# **12.1 Introduction**

The LPTIM is a 16-bit timer with multiple clock sources, it can keep running in all power modes except PD mode. LPTIM can run without internal clock source, it can be used as a "Pulse Counter". Also, the LPTIM can wake up the system from low-power modes, to realize "Timeout functions" with extremly low power consumption.

## **12.2 Main Features**

- 16-bit up auto-reload counter
- 3-bit clock prescaler, 8 prescaler factors (1, 2, 4, 8, 16, 32, 64, 128)
- Multiple clock sources
  - Internal: HSI, HSE, LSI, LSE, APB1 and COMP1\_OUT clock
  - External: External clock source through LPTIM Input1 (operating without LP oscillator, for pulse counter applications)
- 16-bit auto-reload register
- 16-bit compare register
- Continuous/One-shot trigger mode
- Programmable software and hardware input trigger
- Programmable digital glitch filter
- Configurable output: Single pulse, PWM
- Configurable I/O polarity
- Encoder mode



## **12.3 Function Description**

## 12.3.1 Block Diagram




Figure 12-1 LPTIM Diagram

## 12.3.2 LPTIM Reset and Clock

The LPTIM can use an internal clock source or an external clock source. The internal clock source can be selected between APB, LSI, LSE, HSE, HSI or COMP1 by configuring the RCC\_CFG2.LPTIMSEL[2:0] bits. The external clock source can be selected from comparator or GPIO. For external clock source, the LPTIM has two configurations:

- The LPTIM uses both external clock and internal clock.
- The LPTIM only use external clock from comparator or input1. This configuration is for LOW POWER application.

LPTIM\_CFG.CLKSEL and LPTIM\_CFG.CNTMEN bits are used for the clock source configuration. The active clock

299 / 585



edge is configured through LPTIM\_CFG.CLKPOL[1:0] bits.

When the LPTIM only uses external clock source. It can only select one active clock edge. LPTIM can select both active clock edges only when it is using internal clock source or both external and internal clock sources.

Note: When using both active edges for external clock, LPTIM needs to use an internal clock to oversample the external clock. The internal clock frequency should be at least 4 times higher than the external clock frequency.

### 12.3.3 Glitch Filter

LPTIM has glitch filters for inputs to remove glitches and prevent unexpected counts or triggers.

Glitch filter needs an internal clock source to operate. And the clock source should be provided before the glitch filter is enabled. This is necessary to guarantee the proper operation of the filters.

The glitch filters are divided into two groups:


- For the external inputs: The filter sensitivity is configured through the LPTIM\_CFG.CLKFLT[1:0] bits.
- For the internal trigger inputs: The filter sensitivity is configured through the LPTIM\_CFG.RIGFLT[1:0] bits.

Note: The detection configuration is only applicable for its corresponding inputs.

The filter sensitivity acts on the number of consecutive equal samples that should be detected on one of the LPTIM inputs to consider a signal level change as a valid transition.

Shows an example of glitch filter behavior when detected two consecutive samples.

Figure 12-2 Glitch Filter Timing Diagram



Note: If no internal clock is used, the glitch filter needs to be turned off by clearing LPTIM\_CFG.CLKFLT[1:0] and LPTIM\_CFG.TRIGFLT[1:0] bits. If glitch filter is not used, user can use digital filter in comparator or external analog filter to remove glitches.

#### 12.3.4 Prescaler

The LPTIM 16-bit counter is preceded by a configurable power-of-2 prescaler. The prescaler ratio is controlled by the LPTIM\_CFG.CLKPRE[2:0] field. The table below lists all the possible division ratios:

#### **Table 12-1 Pre-Scaler Division Ratios**

Control Bits	The Corresponding Frequency Division Factor
--------------	---



000	/1
001	/2
010	/4
011	/8
100	/16
101	/32
110	/64
111	/128

## 12.3.5 Trigger Multiplexer

The LPTIM counter can be triggered either by software or by an effective edge on one of the 6 trigger inputs.

The trigger source is configured through LPTIM\_CFG.TRGEN[1:0] bits. If LPTIM\_CFG.TRGEN[1:0] = '00', the LPTIM start counting can be triggered by setting LPTIM\_CTRL.TSTCM or LPTIM\_CTRL.SNGMST bit. The other values of LPTIM\_CFG.TRGEN[1:0] are for the effective edge configuration of the trigger. The internal counter will start once an effective edge is detected.

LPTIM\_CFG.TRGSEL[2:0] is used to selected one of the 6 trigger inputs only when LPTIM\_CFG.TRGEN[1:0] is not equal to '00'.

If LPTIM is using external trigger, which will be considered as asynchronous triggers. For asynchronous triggers, the LPTIM needs two counter clock cycles latency for synchronization.

When timeout function is disabled, new trigger event will be ignored if the LPTIM is already started.

Note: Any write to the LPTIM\_CTRL.SNGMST/ LPTIM\_CTRL.TSTCM bit will be discarded if the LPTIM is not enabled.

Table 12-2 6 Trigger Inputs Corresponding to LPTIM\_CFG.TRGSEL[2:0] Bits

Trigger Selection Mode	Corresponding External Trigger Pin
lptim_ext_trig0	PB6,PC3,PA13,PA6 or PA4
lptim_ext_trig1	RTC alarm A
lptim_ext_trig2	RTC alarm B
lptim_ext_trig3	RTC_TAMP1
lptim_ext_trig4	RTC_TAMP2
lptim_ext_trig6	COMP1_OUT,COMP2_OUT or COMP3_OUT

301 / 585



### 12.3.6 Operating Mode


The LPTIM has two operating modes:

- Continuous mode: A trigger event will start the LPTIM and it will continue running until the user switched off the LPTIM.
- One-shot mode: A trigger event will start the LPTIM and it will stop when the counter value reached LPTIM ARR.ARRVAL[15:0].

#### **Continuous mode:**

LPTIM\_CTRL.TSTCM bit must be set to enable the continuous mode. If LPTIM uses external trigger, the internal counter will start when an external trigger event arrives after LPTIM\_CTRL.TSTCM bit is set. After the continuous mode starts, hardware will discard any subsequent external trigger event.

If software trigger is used, setting LPTIM\_CTRL.TSTCM bit will start the internal counter for continuous mode. Any subsequent external trigger event will be discarded as shown in Figure 12-3.





LPTIM\_CTRL.SNGMST and LPTIM\_CTRL.TSTCM bits can only be set when the timer is enabled (The LPTIM\_CTRL. LPTIMEN bit is set to '1').

It is possible to switch from one-shot mode to continuous mode. Setting LPTIM\_CTRL.SNGMST bit will switch the LPTIM to one-shot counting mode if continuous counting mode was previously selected. The counter stops as soon as it reaches the LPTIM\_ARR register value. If the one-shot counting mode was previously selected, setting LPTIM\_CTRL.TSTCM bit to 1 will switch the LPTIM to continuous counting mode. Counter will restart as soon as LPTIM\_ARR register value is reached.


#### **One-shot mode:**


LPTIM\_CTRL.SNGMST bit must be set to enable the one-shot mode. A trigger event will restart the LPTIM. Hardware will abandon all the trigger events after the internal counter starts and before the counter value equal to LPTIM\_ARR.ARRVAL[15:0] value.

If an external trigger is selected, each external trigger event arriving after the LPTIM\_CTRL.SNGMST bit is set, and after




the timer register is stopped (containing a zero value), the timer is restarted for a new count cycle, as shown in Figure 12-4.






Set-once mode activated:

The Set-onceone-time mode is used when the LPTIM\_CFG.WAVE bit is set. In Set-once mode, the counter is started once when the first trigger event h appens, the hardware will discard any subsequent trigger event. As shown Figure 12-5.





In case of software start (LPTIM\_CFG.TRGEN[1:0] = '00'), the LPTIM\_CTRL.SNGMST setting will start the counter for one-shot counting.

## 12.3.7 Timeout Function

When the LPTIM\_CFG.TIMOUTEN bit is enable, the LPTIM counter will be reset by an effective edge from one selected trigger input.



When timeout function is used, the LPTIM counter will be reset and re-start by a selected trigger input event. If no trigger occurs within the configured time, the compare match event will happen. The waiting time is configured through the timeout value.

### 12.3.8 Waveform Generation

The LPTIM auto-reload register (LPTIM\_ARR) and compare register (LPTIM\_COMP) are used for generating LPTIM output waveforms.

The waveforms supported by are shown as below:

- PWM mode: LPTIM output is set when a COMP match event happens. (I.E. the LPTIM\_CNT register value matched the LPTIM\_COMP register value.) The LPTIM output is reset when an ARR match happens. (I.E. the LPTIM\_CNT register value matched the LPTIM\_ARR register value.)
- One-pulse mode: The first pulse is triggered same as PWM mode, then the output is permanently reset when the ARR match happens.
- Set-once mode: the output waveform is similar to the One-pulse mode except that the output is kept to the last signal level (depends on the output configured polarity).

Above waveform configuration require that LPTIM\_ARR register value must be configured bigger than the LPTIM COMP register value.

The LPTIM output waveform can be configured through the LPTIM\_CFG.WAVE bit as follow:

- Clearing the LPTIM\_CFG.WAVE bit will force the LPTIM to generate a PWM waveform or a One-pulse waveform depending on the set bit (LPTIM\_CTRL.TSTCM or LPTIM\_CTRL.SNGMST).
- LPTIM\_CTRL.WAVE bit equals to '1' forces the LPTIM to generate a Set-once mode waveform.

The LPTIM\_CFG.WAVEPOL bit controls LPTIM output polarity. The output default value will change immediately after the user configured the polarity, even when the timer is disabled.

Signals with frequencies up to the LPTIM clock frequency divided by 2 can be generated. Only when LPTIM counter counting internal clock effective edge can achieve clock frequency divided by 2.


(I.E. LPTIM\_CFG.CLKSEL = 0, LPTIM\_CFG.CLKPOL[1:0] = 10, LPTIM\_COMP.CMPVAL[15:0] = 'd1 (50% duty cycle)/'d2, LPTIM\_ARR.ARRVAL[15:0] = 'd2. d1 and d2 means decimal 1, 2)

Figure 12-6 below shows the three possible waveforms that can be generated on the LPTIM output. Also, it shows the effect of the polarity change using the LPTIM\_CFG.WAVEPOL bit.

304 / 585







#### Figure 12-6 Waveform Generation

## 12.3.9 Register Update

The LPTIM\_ARR register and LPTIM\_ COMP register can be updated after the software writes. If the LPTIM is started, the LPTIM\_ARR register and LPTIM\_ COMP register can be updated when counter overflow.

The LPTIM APB interface and the LPTIM kernel logic use different clocks, so there is some latency between the software write through APB bus and the moment when these values are available to the kernel logic. During this latency period, any additional write into these registers must be avoided.

The update method of LPTIM\_ARR and LPTIM\_COMP registers is determined by the LPTIM\_CFG.RELOAD bit:

- LPTIM CFG.RELOAD bit equals to '1': LPTIM ARR and LPTIM COMP registers are updated when counter overflow, if the LPTIM already started. When counter overflow, latency = 2~3 APB clock period.
- LPTIM CFG.RELOAD bit equals to '0': LPTIM ARR and LPTIM COMP registers are updated after any software write access. Latency = 2~3 APB clock period + 2~3 LPTIM internal pre-scaled clock period.

The LPTIM INTSTS.ARRUPD flag and the LPTIM INTSTS.CMPUPD flag indicate when the write operation is completed to respectively the LPTIM ARR register and the LPTIM COMP register.

After a write to the LPTIM ARR register or the LPTIM COMP register, any successive write before respectively the LPTIM \_INTSTS.ARRUPD flag or the LPTIM\_INTSTS.CMPUPD flag be set, will lead to unpredictable results. So a new write operation to the same register can only be performed when the previous write operation is completed.



## 12.3.10 Counter Mode

The internal counter can count external trigger events from LPTIM input1 or internal clock cycles. This can be configured through LPTIM\_CFG.CLKSEL and LPTIM\_CFG.CNTMEN bits.

If LPTIM is counting external triggers, user can configure LPTIM\_CFG.CLKPOL[1:0] bits to select the effective edge from rising edge, falling edge or both edges.

The count modes below can be selected, depending on LPTIM\_CFG.CLKSEL and LPTIM\_CFG.CNTMEN bits values:

- LPTIM\_CFG.CLKSEL = 0: the LPTIM use an internal clock source to clock.
  - LPTIM\_CFG.CNTMEN = 0, The LPTIM is configured to be clocked by an internal clock source and the LPTIM counter is configured to be updated following each internal clock pulse.
  - LPTIM\_CFG.CNTMEN = 1, The LPTIM external Input1 is sampled with the internal clock provided to the LPTIM. In order to not miss any event, the frequency of the changes on the external Input1 signal should never exceed the frequency of the internal clock provided to the LPTIM. Also, the internal clock provided to the LPTIM must not be pre-scaled (LPTIM\_CFG.CLKPRE[2:0] = 000).
- LPTIM\_CFG.CLKSEL = 1: the LPTIM use an external clock source to clock.
  - LPTIM\_CFG.CNTMEN bit value is don't care. In this configuration, the LPTIM has no need for an internal clock source (except if the glitch filters are enabled). The signal injected on the LPTIM external Input1 is used as system clock for the LPTIM. This configuration is suitable for operation modes where no embedded oscillator is enabled.
  - For this configuration, the LPTIM counter can be updated either on rising edges or falling edges of the input1 clock signal but not on both rising and falling edges.
  - Since the signal injected on the LPTIM external Input1 is also used to clock the LPTIM kernel logic, there is some initial latency (after the LPTIM is enabled) before the counter is incremented. More precisely, the first two to five active edges on the LPTIM external Input1 (after LPTIM is enable) are lost.

## 12.3.11 Timer Enable

The LPTIM\_CTRL.LPTIMEN bit is used to enable/disable the LPTIM kernel logic. After setting the LPTIM\_CTRL.LPTIMEN bit, a delay of two counter clock is needed before the LPTIM is turned on.

The LPTIM\_CFG and LPTIM\_INTEN registers must be modified only when the LPTIM is turned off.

## 12.3.12 Encoder Mode

The Encoder mode can handle signals from quadrature encoders which used to detect angular position of rotary elements. The encoder mode allows the counter counts the events within 0 and LPTIM\_ARR.ARRVAL[15:0] value. (0 up to LPTIM\_ARR.ARRVAL[15:0] or LPTIM\_ARR.ARRVAL[15:0] to 0). In this case, user must configure LPTIM\_ARR.ARRVAL[15:0] before enable the counter. From external input1 and input2, a clock is generated for the counter. The counting direction depends on the phase between these two input signals.

The Encoder mode is only available when the LPTIM use an internal clock source to clock. The signals frequency on both Input1 and Input2 inputs must not exceed the LPTIM internal clock frequency divided by 4. This is mandatory in order to guarantee a proper operation of the LPTIM.

The change of counting direction is updated by LPTIM\_INTSTS.DOWN and LPTIM\_INTSTS.UP flags. Also, an interrupt



can be generated for both direction change events if enabled through the LPTIM\_INTEN register.

User can enable Encoder mode by setting LPTIM\_CFG.ENC bit. And the LPTIM need to be configured in continuous mode first.

When Encoder mode is active, the LPTIM counter is modified automatically following the speed and the direction of the incremental encoder. Therefore, its content always represents the encoder's position. The count direction, signaled by LPTIM\_INTSTS.DOWN and LPTIM\_INTSTS.UP flags, correspond to the rotation direction of the encoder rotor.

Different counting scenarios may occur base on the different trigger edges configured by the LPTIM\_CFG.CLKPOL[1:0] bits. The following table summarizes the possible combinations, assuming that Input1 and Input2 do not switch at the same time.


Time	The Signal Is Opposite (Input1	Input1	Signal	Input2 Signal			
Trigger Edge	for Input2, Input2 for Input1)	Rising	Falling	Rising	Falling		
D'' E1	High	Down	No count	Up	No count		
Rising Edge	Low	Up	No count	Down	No count		
	High	No count	Up	No count	Down		
Falling Edge	Low	No count	Down	No count	Up		
	High	Down	Up	Up	Down		
Both Edges	Low	Up	Down	Down	Up		

**Table 12-3 Encoder Counting Scenarios** 

The following figure shows a counting sequence for Encoder mode configured with rising and falling edges triggers.

Caution: In this mode the LPTIM must be clocked by an internal clock source, so the LPTIM\_CFG.CLKSEL bit must be maintained to its reset value which is equal to '0'. Also, the prescaler division ratio must be equal to its reset value which is 1 (LPTIM\_CFG.CLKPRE[2:0] bits must be '000').





#### Figure 12-7 Encoder Mode Counting Sequence

#### 12.3.13 Non-quadrature Encoder Mode

This mode allows handling signals from non-quadrature encoders, which is used to detect sub-sequent positive pulses from external interface. Non-Encoder interface mode acts simply as an external clock with direction selection. This means that the counter just counts continuously between 0 and the auto-reload value programmed into the LPTIM\_ARR register (0 up to ARR or ARR down to 0 depending on the direction). Therefore you must configure LPTIM\_ARR before starting. From the two external input signals, Input1 and Input2, a clock signal is generated to clock the LPTIM counter. The order between those two signals determines the counting direction.

The Non-Encoder mode is only available when the LPTIM is clocked by an internal clock source. The signals frequency on both Input1 and Input2 inputs must not exceed the LPTIM internal clock frequency divided by 4. This is mandatory in order to guarantee a proper operation of the LPTIM.

Direction change is signalized by LPTIM\_INTSTS.DOWN and LPTIM\_INTSTS.UP flags. Also, an interrupt can be generated for both direction change events if enabled through the LPTIM\_INTEN register.


To activate the Non-Encoder mode the LPTIM\_CFG.NENC bit has to be set to '1'. The LPTIM must first be configured in Continuous mode.


When Non-Encoder mode is active, the LPTIM counter is modified automatically following the speed and the direction of the incremental encoder. Therefore, its content always represents the encoder's position. The count direction, signaled by LPTIM\_INTSTS.DOWN and LPTIM\_INTSTS.UP flags, correspond to the rotation direction of the encoder rotor.

308 / 585





The following two waveforms, the decoder module can operate properly, when there is no case that both Input1 and Input2 are high.





If the Input1 and Input2 waveform is as following, the decoder module can't operate properly. The counter will ignore these waveforms and keep the previous value.





## 12.3.14 LPTIM Interrupts

The following events generate an interrupt/wake-up event, if they are enabled through the LPTIM\_INTEN register:

- Compare match
- Auto-reload match (whatever the direction if encoder mode)
- External trigger event
- Auto-reload register write completed
- Compare register write completed
- Direction change (encoder mode), programmable(up / down / both).

Note: If any bit in the LPTIM\_INTEN register (Interrupt Enable Register) is set after that its corresponding flag in the LPTIM\_INTSTS register (Status Register) is set, the interrupt is not asserted. Configuration of EXTI\_LINE23 is required

309 / 585



to use LPTIM interrupts.

Corresponding Interrupt Event	Describe					
Compare match	Interrupt flag is set when LPTIM_CNT (counter register value) = LPTIM_COMP (compare register value).					
Auto reload match	Interrupt flag is set when LPTIM_CNT (counter register value) = LPTIM_ARR (auto-reload register value).					
External trigger event	Interrupt flag is set when an external trigger event is detected.					
Auto-reload register update OK	Interrupt flag is set when the write operation to the LPTIM_ARR register is complete.					
Compare register update OK	Interrupt flag is set when the write operation to the LPTIM_COMP register is complete.					
Direction change	Used in Encoder mode. Two interrupt flags are embedded to signal direction change: -UP flag indicated that the count direction is changed to count up. -DOWN flag indicated that the count direction is changed to count down.					

# **12.4 LPTIM Registers**

## 12.4.1 LPTIM Register Overview

#### Table 12-5 LPTIM Register Overview

Offset	Register	31 30	29	28 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	Ξ	10	9	~	7	6	5	4	3	2	-	0
000h	LPTIM_INTSTS							<u> </u>			R	eserve	ed			<u> </u>			<u> </u>	<u>.</u>					DOWN	UP	ARRUPD	CMPUPD	EXTRIG	ARRM	CMPM
	Reset Value																								0	0	0	0	0	0	0
004h	LPTIM_INTCLR										R	eserve	ed												DOWNCF	UPCF	ARRUPDCF	CMPUPDCF	EXTRIGCF	ARRMCF	CMPMCF
	Reset Value																								0	0	0	0	0	0	0
008h	LPTIM_INTEN										R	eserve	ed												DOWNIE	UPIE	ARRUPDIE	CMPUPDIE	EXTRIGIE	ARRMIE	CMPMIE
	Reset Value																								0	0	0	0	0	0	0
00Ch	LPTIM_CFG		Reser	ved		NENC	ENC	CNTMEN	RELOAD	WAVEPOL	WAVE	TIMOUTEN		TRGEN[1:0]	Reserved		TRGSEL[2:0]		Reserved		CLKPRE[2:0]		Reserved	IN. LIT TURIT	ואוטרבון ו:טן	Reserved	CI VEI TU-01	CENTEL [1:0]	CLVDOLU	CLAR OLI 1.0]	CLKSEL
	Reset Value					0	0	0	0	0	0	0	0	0		0	0	0		0	0	0		0	0		0	0	0	0	0
010h	LPTIM_CTRL												R	leserve	ed														TSTCM	SNGMST	LPTIMEN
	Reset Value																												0	0	0
014h	LPTIM_CMP Reset Value						Rese	rved								0	0	0	0	0	0	CN 0	1PVA 0	L[15: 0	0] 0	0	0	0	0	0	0
018h	LPTIM_ARR						Rese	-														AR	RVA	L[15:	0]						
018h	Reset Value						Rese	rved								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
01Ch	LPTIM_CNT Reset Value						Rese	rved								0	0	0	0	0	0	CN 0	TVA 0	L[15: 0	0] 0	0	0	0	0	0	0

## 12.4.2 LPTIM Interrupt and Status Register (LPTIM\_INTSTS)

Address offset: 0x00

Reset value: 0x0000 0000



# nsing.com.sg

31														16
			1			Rese	rved							
	 	1			ı									
15	-						7	6	5	4	3	2	1	0
			Reserved					DOWN	UP	ARRUPD	CMPUPD	EXTRIG	ARRM	CMPM
								r	r	r	r	r	r	r

Bit Field	Name	Description
31:7	Reserved	Reserved, the reset value must be maintained.
6	DOWN	Change counter direction to down.
		In Encoder mode, hardware will set DOWN bit to inform the application the counter
		direction.
5	UP	Change counter direction to up.
		In Encoder mode, hardware will set UP bit to inform the application the counter
		direction.
4	ARRUPD	Auto-reload value updated to register.
		Hardware sets ARRUPD to inform application that LPTIM_ARR register has been
		written by the APB1 bus successfully.
3	CMPUPD	Compare value updated to register.
		Hardware sets COMPUPD to inform application that LPTIM_COMP register has been
		written by the APB1 bus successfully.
2	EXTRIG	External trigger valid event.
		Hardware sets EXTRIG to inform application that a valid external trigger edge has
		occurred. If the trigger is discarded when timer has already started, then this flag is not
		set.
1	ARRM	Auto-reload match.
		Hardware set this to inform application that LPTIM_CNT register value reached the
		LPTIM_ARR register's value.
0	СМРМ	Compare match.
		Hardware set this to inform application that LPTIM_CNT register value reached the
		LPTIM_COMP register's value.

# 12.4.3 LPTIM Interrupt Clear Register (LPTIM\_INTCLR)

#### Address offset: 0x04

Reset value: 0x0000 0000

 31		 										16
				Rese	rved							
 15					7	6	5	4	3	2	1	0
		Reserved				DOWN CF	UP CF	ARRUPD CF	CMPUPD CF	EXTRIG CF	ARRM CF	CMPM CF
						w	w	w	w	w	w	w

Bit Field	Name	Description
31: 7	Reserved	Reserved, the reset value must be maintained.
6	DOWNCF	Direction change to down Clear Flag
		Writing 1 to this bit clear the DOWN flag in the LPTIM_INTSTS register



Bit Field	Name	Description
5	UPCF	Direction change to UP Clear Flag
		Writing 1 to this bit clear the UP flag in the LPTIM_INTSTS register
4	ARRUPDCF	Auto-reload register update OK Clear Flag
		Writing 1 to this bit clears the ARRUPD flag in the LPTIM_INTSTS register
3	CMPUPDCF	Compare register update OK Clear Flag
		Writing 1 to this bit clears the CMPUPD flag in the LPTIM_INTSTS register
2	EXTRIGCF	External trigger valid edge Clear Flag
		Writing 1 to this bit clears the EXTRIG flag in the LPTIM_INTSTS register
1	ARRMCF	Auto-reload match Clear Flag
		Writing 1 to this bit clears the ARRM flag in the LPTIM_INTSTS register
0	CMPMCF	Compare match Clear Flag
		Writing 1 to this bit clears the CMPM flag in the LPTIM_INTSTS register

## 12.4.4 LPTIM Interrupt Enable Register (LPTIM\_INTEN)

#### Address offset: 0x08

#### Reset value: 0x0000 0000

Note: The LPTIM\_INTEN register must only be modified when the LPTIM is disabled (LPTIM\_CTRL.LPTIMEN bit reset to '0')

31					 									16
						Rese	rved							.
15							7	6	5	4	3	2	1	0
	1	r r	I I	Reserved	I.	1		DOWN IE	UP IE	ARRUPD IE	CMPUPD IE	EXTRIG IE	ARRM IE	CMPM IE
								rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:7	Reserved	Reserved, the reset value must be maintained.
6	DOWNIE	Direction change to down interrupt enable
		0: DOWN interrupt disabled
		1: DOWN interrupt enabled
5	UPIE	Direction change to up interrupt enable
		0: UP interrupt disabled
		1: UP interrupt enabled
4	ARRUPDIE	Auto reload register update succeeded interrupt enable bit.
		0: ARRUPD interrupt disable
		1: ARRUPD interrupt enable
3	CMPUPDIE	Compare register update OK interrupt enable
		0: CMPUPD interrupt disabled
		1: CMPUPD interrupt enabled
2	EXTRIGIE	External trigger valid edge interrupt enable
		0: EXTRIG interrupt disabled
		1: EXTRIG interrupt enabled
1	ARRMIE	Auto reload match interrupt enable bit.
		0: ARRM interrupt disabled



Bit Field	Name	Description
		1: ARRM interrupt enabled
0	CMPMIE	Compare match interrupt enable
		0: CMPM interrupt disabled
		1: CMPM interrupt enabled

## 12.4.5 LPTIM Configuration Register (LPTIM\_CFG)

Address offset: 0x0C

Reset value: 0x0000 0000

Note: The LPTIM\_CFG register must only be modified when the LPTIM is disabled (LPTIM\_CTRL.LPTIMEN bit reset to '0')

31					26	25	24	23	22	21	20	19	18	17	16
	1	Rese	erved			NENC	ENC	CNTMEN	RELOAD	WAVEPOI	WAVE	TIMOUT EN	TRGE	N[1:0]	Reserved
15		13	12	11		rw 9	rw 8	rw 7	rw 6	rw 5	rw 4	rw 3	rv 2	v 1	0
Т	RGSEL[2:0	)]	Reserved		CLKPRE[2:0	)]	Reserved	TRIGF	LT[1:0]	Reserved	CLKF	LT[1:0]	CLKPC	DL[1:0]	CLKSEL
	rw				rw			r	w		r	w	rv	v	rw

Bit Field	Name	Description
31:26	Reserved	Reserved, the reset value must be maintained.
25	NENC	Non-Orthogonal mode enable
		0: Non-Orthogonal mode disabled
		1: Non-Orthogonal mode enabled
24	ENC	Encoder mode enable
		0: Encoder mode disabled
		1: Encoder mode enabled
23	CNTMEN	Counter mode enabled
		The CNTMEN bit selects clock source for the LPTIM counter:
		0: Counter is incremented following each internal clock pulse
		1: Counter is incremented following each valid clock pulse on the LPTIM external
		Input1
22	RELOAD	Registers update mode
		The RELOAD bit controls the LPTIM_ARR and the LPTIM_COMP registers update
		mode
		0: Registers are updated after each APB1 bus write access
		1: Registers are updated at the end of the current LPTIM period
		Note: When RELOAD=0, ARRUPD and CMPUPD interrupts cannot be generated,
		the LPTIM_ARR and LPTIM_COMP registers need to be configured before enabling
		LPTIM
21	WAVEPOL	Waveform shape polarity
		The WAVEPOL bit controls the output polarity
		0: The LPTIM output reflects the compare results between LPTIM_ARR and
		LPTIM_COMP registers
		1: The LPTIM output reflects the inverse of the compare results between



Bit Field	Name	Description
		LPTIM_ARR and LPTIM_COMP registers
20	WAVE	Waveform shape
		The WAVE bit controls the output shape
		0: Deactivate Set-once mode, PWM/One Pulse waveform (depending on
		LPTIM_CTRL.TSTCM or LPTIM_CTRL.SNGMST bit)
		1: Activate the Set-once mode
19	TIMOUTEN	Timeout enable
		0: A trigger event arriving when the timer is already started will be ignored
		1: A trigger event arriving when the timer is already started will reset and restart the
		counter
18:17	TRGEN[1:0]	Trigger enable and polarity
		The TRGEN bits controls whether the LPTIM counter is started by an external trigger
		or not. If the external trigger option is selected, three configurations are possible for
		the trigger active edge:
		00: Software trigger (counting start is initiated by software)
		01: Rising edge is the active edge
		02: Falling edge is the active edge
		03: Both edges are active edges
16	Reserved	Reserved, the reset value must be maintained.
15:13	TRGSEL[2:0]	Trigger selector
		The trigger source is selected from the following 6 available sources as the trigger
		event for LPTIM:
		000: PB6 or PA6
		001: RTC alarm A
		010: RTC alarm B
		011: RTC_TAMP1
		100: RTC_TAMP2
		101: Reserved
		110: COMP_OUT
		111: Reserved
12	Reserved	Reserved, the reset value must be maintained.
11:9	CLKPRE[2:0]	Clock division factor bit.
		000: / 1
		001: / 2
		010: / 4
		011: / 8
		100: / 16
		101: / 32
		110: / 64
		111:/128
8	Reserved	Reserved, the reset value must be maintained.



# nsing.com.sg

Bit Field	Name	Description
		The TRIGFLT value sets the number of consecutive equal samples that should be
		detected when a level change occurs on an internal trigger before it is considered as a
		valid level transition. An internal clock source must be present to use this feature
		00: Any trigger active level change is considered as a valid trigger.
		01: Trigger active level change must be stable for at least 2 clock periods before it is
		considered as valid trigger.
		10: Trigger active level change must be stable for at least 4 clock periods before it is
		considered as valid trigger.
		11: Trigger active level change must be stable for at least 8 clock periods before it is
		considered as valid trigger.
5	Reserved	Reserved, the reset value must be maintained.
4:3	CLKFLT[1:0]	Digital filter external clock input configuration
		The CLKFLT value sets the number of consecutive equal samples that should be
		detected when a level change occurs on an external clock signal before it is considered
		as a valid level transition. An internal clock source must be present to use this feature
		00: Any external clock signal level change is considered as a valid transition.
		01: External clock signal level change must be stable for at least 2 clock periods
		before it is considered as valid transition.
		10: External clock signal level change must be stable for at least 4 clock periods
		before it is considered as valid transition.
		11: External clock signal level change must be stable for at least 8 clock periods
		before it is considered as valid transition.
2:1	CLKPOL[1:0]	Clock polarity
		When the LPTIM is clocked by an external clock source, CLKPOL bits is used to
		configure the active edge or edges used by the counter:
		00: The rising edge is the active edge used for counting
		01: The falling edge is the active edge used for counting
		10: Both edges are active edges. When both external clock signal edges are considered
		active ones, the LPTIM must also be clocked by an internal clock source with a
		frequency equal to at least four time the external clock frequency.
		11: Not allowed
		If the LPTIM is configured in Encoder mode (LPTIM_CFG.ENC bit is set):
		00: The encoder rising edge counting mode.
		01: The encoder falling edge counting mode.
		02: The encoder both edges counting mode.
0	CLKSEL	Clock selector
		The CLKSEL bit selects which clock source the LPTIM will use:
		0: LPTIM is clocked by internal clock source (APB1 clock or any of the embedded
		oscillators)
		1: LPTIM is clocked by an external clock source through the LPTIM external Input1

# 12.4.6 LPTIM Control Register (LPTIM\_CTRL)

Address offset: 0x10



#### Reset value: 0x0000 0000

31		 						 					16
		•	•			Rese	rved		•				
	1	 I	1	II					I			I	I
15										3	2	1	0
		1			Reserved						TSTCM	SNGMST	LPTIMEN
											rw	rw	rw

Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained.
2	TSTCM	Timer start in Continuous mode
		This bit is set by software and cleared by hardware.
		In case of software start (LPTIM_CFG.TRGEN[1:0] = '00'), setting this bit starts the
		LPTIM in Continuous mode.
		If the software start is disabled (TRGEN[1:0] $\neq$ '00'), setting this bit starts the timer in
		Continuous mode as soon as an external trigger is detected.
		If this bit is set when a single pulse mode counting is ongoing, then the timer will not
		stop at the next match between the LPTIM_ARR and LPTIM_CNT registers and the
		LPTIM counter keeps counting in Continuous mode.
		This bit can be set only when the LPTIM is enabled. It will be automatically reset by
		hardware.
1	SNGMST	LPTIM start in Single mode
		This bit is set by software and cleared by hardware.
		In case of software start (LPTIM_CFG.TRGEN[1:0] = '00'), setting this bit starts the
		LPTIM in single pulse mode.
		If the software start is disabled (LPTIM_CFG.TRGEN[1:0] $\neq$ '00'), setting this bit
		starts the LPTIM in single pulse mode as soon as an external trigger is detected.
		If this bit is set when the LPTIM is in continuous counting mode, then the LPTIM will
		stop at the following match between LPTIM_ARR and LPTIM_CNT registers.
		This bit can only be set when the LPTIM is enabled. It will be automatically reset by
		hardware.
0	LPTIMEN	LPTIM enable
		The LPTIMEN bit is set and cleared by software.
		0: LPTIM is disabled
		1: LPTIM is enabled

## 12.4.7 LPTIM Compare Register (LPTIM\_COMP)

Address offset: 0x14

Reset value: 0x0000 0000

Note: The LPTIM\_COMP register must only be modified when the LPTIM is enabled (LPTIM\_CTRL.LPTIMEN bit reset to '1')

31							-		-		-		16
		1	1	1	Rese	rved	I	1	I	I	I		
	 				ı		ı		ı	. <u> </u>		· · · · · ·	
15													0
					CMPVA	L[15:0]							

rw

316 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	CMPVAL[15:0]	Compare value
		CMPVAL is the compare value used by the LPTIM.

## 12.4.8 LPTIM Auto-Reload Register (LPTIM\_ARR)

Address offset: 0x18

#### Reset value: 0x0000 0001

Note: The LPTIM\_ARR register must only be modified when the LPTIM is enabled (LPTIM\_CTRL.LPTIMEN bit reset to '1')

31												16
	1		I		Rese	erved		1	1	1	1	
	1	1	1		1	1	1	1	1	1	ı	
15												0
	1				ARRVA	L[15:0]						
		1	1		1	1	1		1			
					r	w						

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	ARRVAL[15:0]	Auto reload value
		ARRVAL is the auto-reload value for the LPTIM.
		This value must be strictly greater than the LPTIM_COMP.CMPVAL[15:0] value.

## 12.4.9 LPTIM Counter Register (LPTIM\_CNT)

Address offset: 0x1C

Reset value: 0x0000 0000

31	-														16
	1	I	I	I	1 1		Rese	erved		I	1	I	I	I I	
	1	1	1	I	I	1	1		1	1	1	1	1	I I	
15															0
	1	1	1	1			CNTVA	L[15:0]		1	1	1	1	, , , , , , , , , , , , , , , , , , ,	
		•						r		•					

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	CNTVAL[15:0]	Counter value
		When the LPTIM is running with an asynchronous clock, reading the LPTIM_CNT
		register may return unreliable values. So in this case it is necessary to perform two
		consecutive read accesses and verify that the two returned values are identical.
		If identical, the reading is reliable.

# **N**SING

# 13 Independent Watchdog (IWDG)

# **13.1 Introduction**

The N32G032 has embedded independent watchdog (IWDG) and window watchdog (WWDG) timers to solve the problems caused by software errors. The watchdog timer is very flexible to use, which improves the security of the system and the accuracy of timing control.

The independent watchdog (IWDG) is driving by low-speed internal clock (LSI clock) running at 30 KHz, which will still running event dead loop or MCU stuck is happening. This can provide higher safety level, timing accuracy and flexibility of watchdog. It can reset and resolve system malfunctions due to software failure. The IWDG is best suited for applications that require the watchdog to run as a totally independent process outside the main application, but have lower timing accuracy constraints.

When the power control register PWR\_CTRL2.IWDGRSTEN bit is '1' and the IWDG counter reaches 0, a system reset will be generated (if this bit is '0', the IWDG will count but not reset). IWDG reset can also be used for low power wake up.

Note: This chapter is based on the system default value IWDGRSTEN = 1.

## **13.2 Main Features**

- A 12-bit down-counter that runs independently
- RC oscillator provides an independent clock source and can operate normally in STOP mode
- Reset and low-power wake-up can be matched.
- A system reset occurs when the down counter reaches 0x0000(if watchdog activated)



## **13.3 Function Description**




Figure 13-1 Functional Block Diagram of The Independent Watchdog Module

To enable IWDG, we need to write 0xCCCC to IWDG\_KEY.KEYV[15:0] bits. Counter starts counting down from reset value (0xFFF). When counter count to 0x000, it generates a reset signal (IWDG\_RESET) to MCU. Other than that, as long as 0xAAAA (reload request) is write to IWDG\_KEY.KEYV[15:0] bits before reset, the counter value is set to the reload value in the IWDG\_RELV.REL[11:0] bits and prevents the watchdog from resetting the entire device.

If the "hardware watchdog timer" function is enabled through the option byte, the watchdog will automatically start running after the system is powered on and will generate a system reset, unless the software reloads the counter before it reaches '0'.

## 13.3.1 Register Access Protection

IWDG\_PREDIV and IWDG\_RELV register are write protected. To modify the value of those two register, user needs to write 0x5555 to IWDG\_KEY.KEYV[15:0] bits. Writing other value enables write protections again. IWDG\_STS.PVU indicates whether the pre-scaler value update is on going. IWDG\_STS.CRVU indicates whether the IWDG is updating the reload value. The hardware sets the IWDG\_STS.PVU bit and/or IWDG\_STS.CRVU bit when the pre-scaler value and/or reload value is updating. After the pre-scaler value and/or reload value update is complete, the hardware clears the IWDG\_STS.PVU bit and/or IWDG\_STS.PVU bit and/or IWDG\_STS.PVU bit.

The reload operation (IWDG\_KEY.KEYV[15:0] configured with value of 0xAAAA) will also cause the registers to become write protected again.



### 13.3.2 Debug Mode

In debug mode (Cortex<sup>®</sup>-M0 core stops), IWDG counter will either continue to operate normally or stops, depending on DBG\_CTRL.IWDG\_STOP bit in debug module. If this bit is set to '1', the counter stops. The counter operatess normally when the bit is '0'. For details, refer to Section 3.3.2 Peripheral Debug Support.

#### **13.4 User Interface**

IWDG module user interface contains 4 registers: Key Register (IWDG\_KEY), Pre-scale Register (IWDG\_PREDIV), Reload Register (IWDG\_RELV) and Status Register (IWDG\_STS).

#### 13.4.1 Operate Process

When IWDG is enable from reset from software (write 0xAAAA to IWDG\_KEY.KEYV[15:0] bits) or hardware (clear WDG\_SW bit). It starts counting down from 0xFFF. Down counting gap is determined by pre-scale LSI clock. Once the counter is reloaded, each new round will start from the value in IWDG\_RELV.REL[11:0] instead of 0xFFF.

When program is running normally, software needs to feed IWDG before counter reaches 0 and start a new round of down counting. When counter reaches 0, this indicates program malfunction. IWDG generates reset signal under this circumstance.

If user wants to configure IWDG prescaler and reload value register, it needs to write 0x5555 to IWDG\_KEY.KEYV[15:0] first. Then confirm IWDG\_STS.CRVU bit and IWDG\_STS.PVU bit. IWDG\_STS.CRVU bit indicates reload value update is ongoing, IWDG\_STS.PVU indicates prescaler divider ratio is updating. Only when those two bit are 0 then user can update corresponding value. When update is on-going, hardware sets corresponding bit to 1. At this time, reading IWDG\_PREDIV.PD[2:0] or IWDG\_RELV.REL[11:0] is invalid since data needs to be synchronized to LSI clock domain. The value read from IWDG\_PREDIV.PD[2:0] or IWDG\_RELV.REL[11:0] will be valid after hardware clears the IWDG\_STS.PVU bit or IWDG\_STS.CRVU bit.

If the application uses more than one reload value or pre-scaler value, it must wait until the IWDG\_STS.CRVU bit is reset before changing the reload value, the same as changing the pre-scaler value. However, after updating the pre-scale and/or the reload value, it is not necessary to wait until IWDG\_STS.CRVU bit or IWDG\_STS.PVU bit are reset before continuing code execution (even in case of low-power mode entry, the write operation is taken into account and will complete).

Pre-scale register and reload register controls the time that generates reset, as shown in Table 13-1.

Pre-scale Factor	PD[2:0]	Min Timeout (ms) REL [11:0]=0x000	Max Timeout (ms) REL [11:0]=0xFFF
/ 4	000	0.13	546.13
/ 8	001	0.26	1092.27
/ 16	010	0.53	2184.53
/ 32	011	1.07	4369.07
/ 64	100	2.13	8738.13
/ 128	101	4.26	17476.27
/ 256	11x	8.53	34952.53

 Table 13-1 IWDG Counting Maximum and Minimum Reset Time



# **13.5 IWDG Registers**

## 13.5.1 IWDG Register Overview

#### Table 13-2 IWDG Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	10	20	19	18	17		16	C1	14	13	12	11	10	6	8	7	9	v	, .	4	3	2	1	0
000	IWDG_KEY								D		1														K	EY\	/[15	5:0]							
0x00	Reset value								Rese	rve	a							C	)	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0
0x04	IWDG_PREDIV														1	Reser	vec	1															PI	D[2:0	)]
	Reset value																																0	0	0
	IWDG_RELV																											REL	[11:	0]					
0x08	Reset value										Res	erv	ed										1	1	1	1	1	1	1		1	1	1	1	1
0x0C	IWDG_STS		Reserved											CRVU	DVU																				
	Reset value																																	0	0

## 13.5.2 IWDG Key Register (IWDG\_KEY)

Address offset: 0x00

Reset value: 0x00000000

31		 	 				 				16
	I			Rese	erved		I		I	I 1	
			 	ı					I		
15											0
				KEYV	/[15:0]						
L	1			rc_	_w0	I	1	1			

Bit FieldNameDescription31:16ReservedReserved, the reset value must be maintained.15:0KEYV[15:0]Key value register: only certain value will serve particular function<br/>0xCCCC: Start watch dog counter, does not have any effect if hardware watchdog is enable, (if<br/>hardware watchdog is selected, it is not limited by this command word)<br/>0xAAAA: Reload counter with REL value in IWDG\_RELV register to prevent reset.<br/>0x555: Disable write protection of IWDG\_PREDIV and IWDG\_RELV register

## 13.5.3 IWDG Pre-scaler Register (IWDG\_PREDIV)

Address offset: 0x04

Reset value: 0x00000000



# nsing.com.sg

31					-		 	 -			16
					Rese	erved					
15	1	1	1		I			3	2		
		1	1	 Reserved	1					PD[2:0]	
								•	•	rw	

Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained.
2:0	PD[2:0]	Pre-frequency division factor
		Pre-scaler divider: with write access protection when IWDG_KEY.KEYV[15:0] is not 0x5555. The
		IWDG_STS.PVU bit must be 0 otherwise PD [2:0] value cannot be changed. Divide number is as
		follow:
		000: divider /4
		001: divider /8
		010: divider /16
		011: divider /32
		100: divider /64
		101: divider /128
		Other : divider /256
		Note: Reading this register will return the pre-divided value from the VDD voltage domain. If a write
		operation is in progress, the read-back value may be invalid. Therefore, the read value is valid only
		when the IWDG_STS.PVU bit is '0'.

## 13.5.4 IWDG Reload Register (IWDG\_RELV)

#### Address offset: 0x08

Reset value: 0x00000FFF

31															16
			I	1		1	Rese	erved		I		1			
	1		1	1	1	1	1	1		1	1	1	1	1	
15			12	11											0
	Rese	rved	1		1	1	1		REL[	[11:0]	1	1	1	1	
	•								r	w					

Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained.
11:0	REL[11:0]	Watchdog counter reload value. With write protection. Defines the reload value of the watchdog counter, which is loaded to the counter every time 0xAAAA is written to IWDG_KEY.KEYV[15:0] bits. The counter then starts to count down from this value. The watchdog timeout period can be calculated from this reloading value and the clock pre-scaler value, refer to Table 13-1. This register can only be modified when the IWDG_STS.CRVU bit is '0'. <i>Note: Reading this register will return the reload value from the V<sub>DD</sub> voltage domain. If a write operation is in progress, the read-back value may be invalid. Therefore, the read value is valid only</i>



Bit Field	Name	Description
		when the IWDG_STS.CRVU bit is '0'.

# 13.5.5 IWDG Status Register (IWDG\_STS)

Address offset: 0x0C

Reset value: 0x00000000

31					-				 				16
		1	I	I			Rese	rved					
				1			1						]
15											2	1	0
						Rese	erved					CRVU	PVU
	1	1	1	1	1		1	1				r	r

Bit Field	Name	Description
31:2	Reserved	Reserved, the reset value must be maintained.
1	CRVU	Watchdog reload value update
		Reload Value Update: this bit indicates an update of reload value is ongoing. Set by hardware and
		clear by hardware. Software can only try to change IWDG_RELV.REL[11:0] value when
		IWDG_KEY.KEYV[15:0] bits' value is 0x5555 and this bit is 0.
0	PVU	Watchdog pre-scaler value update
		Pre-scaler Value Update: this bit indicates an update of pre-scaler value is ongoing. Set by hardware
		and clear by hardware. Software can only try to change IWDG_PREDIV.PD[2:0] value when
		IWDG_KEY.KEYV[15:0] bits' value is 0x5555 and this bit is 0.

# **N**SING

# 14 Window Watchdog (WWDG)

# **14.1 Introduction**


The clock of the window watchdog (WWDG) is obtained by dividing the APB1 clock frequency by 4096, and it is used to detect abnormal program operation through the configuration of the time window. Therefore, WWDG is suitable for precise timing, and is often used to monitor software failures caused by external disturbances or unforeseen logic conditions which that cause an application to deviate from its normal operating sequence. A system reset is generated when the WWDG down counter value is refreshed before reaching the window register value or after the WWDG\_CTRL.T6 bit becomes 0.


# 14.2 Main Features

- The clock of WWDG is obtained by dividing the APB1 clock frequency
- Programmable free-running down-counter
- After WWDG is enabled, a reset occurs under the following conditions
  - When the down-counter is less than 0x40
  - When the down-counter is reloaded outside the window
- If the watchdog is enabled and interrupts are allowed, an early wake up interrupt (EWI) occurs when the down-counter equals 0x40, which can be used to reload the counter to avoid WWDG reset

# **14.3 Function Description**

If the watchdog is activated (the WWDG\_CTRL.ACTB bit), when the 7-bit (WWDG\_CTRL.T[6:0]) down-counter reaches 0x3F(WWDG\_CTRL.T6 bit is cleared), or the software reloads the counter when the counter value is greater than the value of the window register, a system reset will be generated. In order to avoid system reset, the software must periodically refresh the counter value in the window during normal operation.





Set the WWDG\_CTRL.ACTB bit to enable the watchdog, and thereafter, the WWDG will remain on until reset occurs. The 7-bit down-counter runs independently, and the counter keeps counting down whether WWDG is enabled or not. Therefore, before enabling the watchdog, you need to set WWDG\_CTRL.T[6] bit to 1, preventing immediate reset after



enable. The pre-scaler value set by the clock APB1 and WWDG\_CFG.TIMERB[1:0] bits determine the down speed of the counter. WWDG\_CFG.W[6:0] bits set the upper limit of the window.

When the down-counter value is refreshed before reaching the window register value or after WWDG\_CTRL.T6 bit becomes 0, a system reset will be generated. Figure 14-2 describes the operating process of the window register.

Set the WWDG\_CFG.EWINT bit to enable early wake-up interrupt. When the down counter reaches 0x40, an interrupt will be generated. You can analyze the cause of software failure or save important data in the corresponding interrupt service routine (ISR), and reload the counter to prevent WWDG reset. Write '0' to the WWDG\_STS.EWINTF bit to clear the interrupt.

## 14.4 Timing for Refresh Watchdog and Interrupt Generation




Figure 14-2 Refresh Window and Interrupt Timing of WWDG

Watchdog refreshing window is between WWDG\_CFG.W[6:0] value (maximum value 0x7F) and 0x3F, refresh outside this window will generates reset request to MCU. Counter count down from 0x7F to 0x3F using scaled APB1 clock, the maximum counting time and minimum counting time is shown in Table 14-1 (assuming APB1 clock 48 MHz) with calculate equation:

$$T_{WWDG} = T_{PCLK1} \times 4096 \times 2^{TIMERB} \times (T[5:0] + 1)$$



In which:

T<sub>WWDG</sub>: WWDG timeout

T<sub>PCLK1</sub>:APB1 clock interval in ms

Minimum-maximum timeout value at PCLK1 = 48MHz

#### Table 14-1 Maximum and Minimum Counting Time of WWDG

TIMERB	Min Timeout Value(µs)	Max Timeout Value(ms)
IIVIEKD	$\mathbf{T}[5:0] = 0\mathbf{x}00$	T[5:0] = 0x3F
0	85.33	5.46
1	170.67	10.92
2	341.33	21.85
3	682.67	43.68

## 14.5 Debug Mode

In debug mode (Cortex<sup>®</sup>-M0 core stops), WWDG counter will either continue to operate normally or stops, depending on DBG\_CTRL.WWDG\_STOP bit in debug module. If this bit is set to '1', the counter stops. The counteroperates normally when the bit is '0'. For details, refer to Section 3.3.2 Peripheral Debug Support.

## 14.6 User Interface

### 14.6.1 WWDG Configuration Process

- 1. Configure RCC\_APB1PCLKEN.WWDGEN[11] bit to enable the clock of WWDG module;
- 2. Software setting WWDG\_CFG.TIMERB[8:7] bits to configure pre-scale factor for WWDG.
- 3. Software configure WWDG\_CTRL.T[6:0] bits, setting starting value of counter. Need to set WWDG\_CTRL.T[6] bit to 1, preventing immediate reset after enable.
- 4. Configure WWDG\_CFG.W[6:0] bits to configure upper boundary window value;
- 5. Setting WWDG\_CTRL.ACTB[7] bit to enable WWDG;
- 6. Software operates WWDG\_STS.EWINTF[0] bit to clear wake-up interrupt flag;
- 7. Configure WWDG\_CFG.EWINT[9] bit to enable early wake-up interrupt.

# 14.7 WWDG Registers

### 14.7.1 WWDG Register Overview

#### Table 14-2 WWDG Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
000h	WWDG_CTRL												Rese	erved												ACTB			]	Г[6:0]	l		
	Reset Value																									0	1	1	1	1	1	1	1



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
004h	WWDG_CFG											Res	erved											EWINT		ERB :0]			١	W[6:0	]		
	Reset Value																							0	0	0	1	1	1	1	1	1	1
008h	WWDG_STS															1	Reser	ved															EWINTF
	Reset Value																																0

## 14.7.2 WWDG Control Register (WWDG\_CTRL)

Address offset : 0x00

Reset value : 0x000007F

31											16
					Rese	rved					
15					8	7	6				0
		Rese	rved			ACTB			T[6:0]		
						rs			rw		

Bit field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7	ACTB	Activation bit
		When ACTB=1, the watchdog can generate a reset. This bit is set by software and only cleared by
		hardware after a reset. When $ACTB = 1$ , the watchdog can generate a reset.
		0: Disable watchdog
		1: Enable watchdog
6:0	T[6:0]	These bits contain the value of the watchdog counter. It is decremented every (4096x2 <sup>TIMERB</sup> ) PCLK1
		cycles. A reset is produced when it rolls over from 0x40 to 0x3F (T6 becomes cleared).

# 14.7.3 WWDG Config Register (WWDG\_CFG)

Address offset: 0x04

31													16
			•			Rese	erved						
	1	1	1	1			1		1	1	1		
15				10	9	8	7	6					0
		Rese	erved		EWINT	TIMEF	RB[1:0]			W[6:0]		1	
					rs	r	w			rw			

Bit Field	Name	Description
31:10	Reserved	Reserved, the reset value must be maintained.
9	EWINT	Early wake-up interrupt
		When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is only
		cleared by hardware after a reset.



Bit Field	Name	Description
8:7	TIMERB[1:0]	Timer base.
		The time base of the pre-scaler can be modified as follows:
		00: CK Counter Clock (PCLK1 div 4096) div 1
		01: CK Counter Clock (PCLK1 div 4096) div 2
		10: CK Counter Clock (PCLK1 div 4096) div 4
		11: CK Counter Clock (PCLK1 div 4096) div 8
6:0	W[6:0]	7-bit window value
		These bits contain the window value to be compared to the down counter.

### 14.7.4 WWDG Status Register (WWDG\_STS)

Address offset: 0x08

Reset value : 0x0000

31															16
							Rese	erved							
15	1	I		I	1	I		I	1	I	ſ	I	I	1	0
	1	1	I	1	1	1	Reserved	1	1	1	1	1	1	1	EWINTF
															rc_w0

Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained.
0	EWINTF	Early wake-up interrupt flag
		This bit is set by hardware when the counter has reached the value 0x40. It must be cleared by
		software by writing '0'. A write of '1' has no effect. This bit is also set if the interrupt is not enabled.

# **N**SING

# 15 Analog to Digital Converter (ADC)

# **15.1 Introduction**

The 12-bit ADC is a high-speed analog-to-digital converter using successive approximation. It has 19 channels, measuring 16 external and 3 internal signal sources. The A/D conversion of each channel has four execution modes: single, continuous, scan or discontinuous. ADC measurements are stored (left-aligned/ right-aligned) in 16-bit data registers. The application can detect that the input voltage is within user-defined high/low thresholds by analog watchdog and the maximum frequency of the input clock to the ADC is 18MHz.

## **15.2 Main Features**

- Supports 1 ADC, supports 16 single-ended inputs, measuring 16 external and 3 internal signal sources
- 12-bit resolution, the highest sampling rate is 1MSPS
- ADC clock source is divided into operating clock source, sampling clock source and timing clock source
  - AHB\_CLK can be configured as the operating clock source, up to 48MHz
  - PLL can be configured as a sampling clock source, up to 18MHz, supports prescaler 1,2,3,4,6,8,10,12,16,32,64,128,256
  - The AHB\_CLK can be configured as the sampling clock source, up to 18MHz, supports prescaler 1,2,3,4,6,8,10,12,16,32
  - The timing clock is used for internal timing functions and the frequency must be configured to 1MHz
- Supports timer trigger ADC sampling
- Interrupts when conversion ends, injection conversion ends, and analog watchdog events occur
- Single and continuous conversion modes
- Automatic scan mode from channel 0 to channel N
- Data alignment with embedded data consistency
- Channel\_wise programmable sampling time
- Both regular conversions and injection conversions have external triggering options
- Discontinuous mode
- ADC power supply range : 2.4V to 5.5V
- ADC input range:  $0 \le V_{IN} \le V_{DDA}$
- ADC can use DMA operations, and DMA requests are generated during regular channel conversion.

# **15.3 Function Description**

Figure 15-1 is a functional block diagram of an ADC.








Table 15-1 ADC Pins

Name Signal Types	Annotations
-------------------	-------------



$V_{REF^+}$	Input, analog reference positive	Positive voltage reference used by ADC, $2.4V \le V_{REF^+} \le V_{DDA}$
V <sub>DDA</sub> <sup>(1)</sup>	Input, analog power supply	Equivalent to $V_{DD}$ analog power supply and: $1.8V \le V_{DDA} \le V_{DD}(5.5V)$
$V_{SSA}^{(1)}$	Input, analog power supply ground	Equivalent to Vss Analog power supply ground
ADCx_IN[15:0]	Analog input signal	16 analog external input channels

Note: <sup>(1)</sup>  $V_{DDA}$  and  $V_{SSA}$  should be separately connected to  $V_{DD}$  and  $V_{SS}$ .


### 15.3.1 ADC Clock

An ADC requires three clocks, HCLK, ADC\_CLK and ADC\_1MCLK.

- HCLK is used for the register access.
- ADC\_CLK is the operating clock of ADC. ADC\_CLK has two sources (devided from HCLK or PLL). The HCLK divided clock and system clock are synchronous clock, while the PLL divided clock and system clock are asynchronous clock. The advantage of using a synchronous clock is that there is no uncertainty when triggering the ADC to respond to the trigger. The advantage of using PLL's divider clock is that the ADC's operating clock can be handled independently without affecting other modules attached to the HCLK
- ADC\_1MCLK is used for internal timing function, configured in RCC, the frequency must be configured to 1MHz

Notes:

- (1) When configuring PLL as a clock source, the maximum frequency can reach 18MHz, supporting division factors of 1,2,3,4,6,8,10,12,16,32,64,128,256.
- (2) The AHB\_CLK prescaler can be configured as a operating clock up to 18MHz. The AHB\_CLK prescaler can be 1,2,3,4,6,8,10,12,16,32.
- (3) When switching the ADC clock source to ADC 1M, it is necessary to ensure that the HSI clock is enabled.



#### Figure 15-2 ADC Clock

331 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



### **15.3.2 ADC** Switch Control

User can proceed to the next step only after the power-up process is complete. User can check if the power-up is complete by accessing the ADC\_CTRL3.RDY bit.

User can set the ADC\_CTRL2.ON bit to turn on the ADC. When the ADC\_CTRL2.ON bit is set for the first time, it wakes up the ADC from the power-off state. After a power-on delay of ADC ( $t_{STAB}$ ), the conversion begins when the ADC\_CTRL2.ON bit is set again.

The conversion can be stopped by clearing the ADC\_CTRL2.ON bit, then the ADC in power-off mode. In this mode, the ADC consumes almost no power consumption (just a few  $\mu$ A). Power-down can be checked by accessing the ADC\_CTRL3.PDRDY bit.

When the ADC is disabled, the default mode is power-down.

### **15.3.3** Channel Selection

Each channel can be configured as a regular sequence and an injection sequence.

The injection sequence consists of multiple conversions, up to 4. The ADC\_JSEQ register specifies the injection channel and the conversion sequence of the injection channel. The ADC\_JSEQ.JLEN[1:0] bits specified injection sequence length.

The regular sequence consists of multiple conversions, up to 16. The ADC\_RSEQx registers specify the regular channels and the conversion sequence of the regular channels. The ADC\_RSEQ1.LEN[3:0] bits specified regular channel sequence length.

Note: During conversion, changes to the ADC\_RSEQx or ADC\_JSEQ registers are prohibited; the ADC\_RSEQx or ADC JSEQ registers can only be changed when the ADC is idle.

### 15.3.4 Internal Channel

- The temperature sensor connects to channel ADC\_IN16
- The internal voltage reference V<sub>REFINT</sub> is connected to the channel ADC\_IN17
- Internal voltage reference V<sub>REFP</sub> is connected to channel ADC\_IN18
- ADC\_IN6 can be connected to internal OPAMP\_OUT besides IO

Internal channels can be converted by injection or regular channels.

Note:  $V_{REFINT}$  needs to be enabled by configuring ADC\_CTRL3.VREFEN. After enabling, it is necessary to confirm that  $V_{REFINT}$  is ready by ADC\_CTRL3.VREFRDY.

### 15.3.5 Single Conversion Mode

The ADC can enter the single conversion mode by configuring ADC\_CTRL2.CTU to 0. In this mode, external triggering (for regular channels or injected channels) or setting ADC\_CTRL2.ON=1 (for regular channels only) can enable the ADC to start conversion, and the ADC only performs one conversion.

After the conversion starts, when an injected channel conversion is completed, the injected channel conversion end flag (ADC\_STS.JENDC) will be set to 1. If the injected channel conversion end interrupt enable (ADC\_CTRL1.JENDCIEN) bit is set to 1, an interrupt will be generated at this time, and the converted data will be stored in the ADC\_JDATx register.

After the conversion starts, when a regular channel conversion is completed, the regular channel conversion end flag(ADC\_STS.ENDC) will be set to 1. If the regular channel conversion end interrupt enable (ADC\_CTRL1.ENDCIEN)



bit is set to 1, an interrupt will be generated at this time, and the converted data will be stored in the ADC\_DAT register. After single conversion, the ADC stops.

### 15.3.6 Continuous Conversion Mode

The ADC can enter the continuous conversion mode by configuring ADC\_CTRL2.CTU to 1. In this mode, external triggering or setting ADC\_CTRL2.ON to 1 can enble the ADC to start conversion, and the ADC will continuously convert the selected channel. Continuous mode is only valid for regular channels, not for injected channels.

After the conversion starts, when a regular channel conversion is completed, the regular channel end of conversion flag bit (ADC\_STS.ENDC) will be set to 1. If the regular channel conversion end interrupt enable bit (ADC\_CTRL1.ENDCIEN) is set to 1 at this time, an interrupt will be generated. The converted data will be stored in the ADC\_DAT register.

### 15.3.7 Timing Diagram

When ADC\_CTRL2.ON is set to 1 for the first time, the ADC is powered on. After the ADC is powered on, the ADC needs a certain time(tSTAB) to ensure its stability. After the ADC is stabilized, At this time, set ADC\_CTRL2.ON to 1 again through software to start the conversion. The end of conversion flag bit will be set to 1 after the conversion is completed.




Figure 15-3 Timing Diagram

### 15.3.8 Analog Watchdog

The analog watchdog can be enabled on the regular channel by setting ADC\_CTRL1.AWDGERCH to 1, or the analog watchdog on the injection channel can be enabled by setting ADC\_CTRL1.AWDGEJCH to 1. The high threshold of the analog watchdog can be set by configuring ADC\_WDGHIGH.HTH, and the low threshold of the analog watchdog can be set by configuring ADC\_WDGHIGH.HTH, and the low threshold of the analog watchdog can be set by configuring ADC\_WDGHIGH.HTH, and the low threshold of the analog watchdog can be set by configuring ADC\_WDGLOW.LTH. The threshold of the analog watchdog has nothing to do with the way of data alignment, because the comparison of the ADC's conversion value with the threshold is done before the alignment. When



the value of ADC analog conversion is higher than the high threshold of the analog watchdog or lower than the low threshold of the analog watchdog, the analog watchdog flag (ADC\_STS.AWDG) will be set to 1. If ADC\_CTRL1.AWDGIEN has been configured to 1, an interrupt will be generated at this time. The analog watchdog can be controlled for one or more channels by configuring ADC\_CTRL1.AWSGSGLEN and ADC\_CTRL1.AWDGCH[4:0].

Channel	ADC_CTRL1 Register Control Bit											
Channel	AWDGSGLEN	AWDGERCH	AWDGEJCH									
There is none	Any value	0	0									
All injection channels	0	0	1									
All regular channels	0	1	0									
All injection and regular channels	0	1	1									
A single injection channel	1	0	1									
A single regulars of the channel	1	1	0									
A single injection or regular channel	1	1	1									

Table 15-2 An	alog Watchdog	7 Channel	Selection
	and matchady	, Channel	Sciection

#### 15.3.9 Scan Mode

By configuring ADC\_CTRL1.SCAMD to 1, the scan conversion mode can be turned on, and the conversion sequence can be selected by configuring the four registers ADC\_RSEQ1, ADC\_RSEQ2, ADC\_RSEQ3, ADC\_JSEQ,. the ADC will scan and convert all the selected channels. After the conversion is started, the channels will be converted one by one. If ADC\_CTRL2.CTU is 1 at this time, the conversion will be restarted from the first channel of the conversion sequence after the conversion of all selected channels is completed. The DMA function can be turned on by setting ADC\_CTRL2.ENDMA to 1, and the DMA will transfer the data to the SRAM after the regular channel conversion is completed.

### 15.3.10 Injection Channel Management

#### Automatic injection

If ADC\_CTRL1.AUTOJC bit is set, then the injected channels are automatically converted following the regular channels mentioned by ADC\_RSEQx and ADC\_JSEQx. A single trigger can conver up to 16+ 4 channels. Setting ADC\_CTRL2.CTU the conversion sequence will be converted continuously.

When this function is turned on, the external trigger of the injection channel needs to be turned off.

This function cannot be used with the discontinuous mode at the same time.

When the ADC clock prescale factor is 2, there is a delay of two ADC clock intervals when the conversion sequence changes from regular to injection or injection to regular. When the ADC clock prescale factor is 4 to 8, there is a delay of one ADC clock intervals when the conversion sequence changes from regular to injection or injection to regular.

#### **Triggered injection**

Set ADC\_CTRL1.AUTOJC to 0 and ADC\_CTRL1.SCAMD to 1 to enable the trigger injection function. In this function, the conversion on regular channels either by setting the ADC\_CTRL2.ON or by external trigger in continuous mode. When the regular channel is converted, if an external injection trigger is generated, the current conversion will be suspended, and the injected sequence channel will start conversion. When the injected sequence channel conversion is completed, the interrupted conversion of regular sequence channel will be resumed. If a regular event is generated during the injected conversion, the regular sequence channel will start conversion after the injection sequence channel conversion is completed.



When using this feature, the time interval between injected channel triggers are fired needs to be greater than the time it takes for the injected sequence to complete the transition.




Figure 15-4 Injection Conversion Delay

Note: For the maximum delay value, please refer to the electrical characteristics section in the data manual.

#### 15.3.11 Discontinuous Mode

#### **Regular channels**

Configure ADC\_CTRL1.DREGCH to 1 to enable the discontinuous mode on the regular channel, obtain the regular sequence by configuring ADC\_RSEQ1, ADC\_RSEQ2, ADC\_RSEQ3, and configure ADC\_CTRL1.DCTU[2:0] to control the conversion of n channels each time a trigger signal is generated. The total sequence length is defined by ADC\_RSEQ1. LEN[3:0].

When the trigger signal is generated, it will convert n channels of the regular sequence and then stop, until the next trigger signal is generated, it will continue to convert n channels from the point where the previous conversion stopped, until all channels of the regular sequence are converted (If the last trigger occurs and the remaining channels in the conversion sequence are less than n, only the remaining channels will be converted and the conversion will be stopped), and the end of conversion flag bit will also be set to 1. When the conversion of all channels in the conversion sequence is completed, when the next trigger signal occurs, the conversion starts from the first channel of the regular sequence again.

#### **Injected channels**

Configure ADC\_CTRL1.DJCH to 1 to enable the discontinuous mode on the injection channel, obtain the injection sequence by configuring ADC\_JSEQ.

When the trigger signal is generated, it will convert 1 channel of the injection sequence and then stop. Until the next trigger signal is generated, it will continue to convert 1 channel from the point where the previous conversion stopped until all channels of the injection sequence are converted, and the end of conversion flag bit will also be set to 1. When the



conversion of all channels in the conversion sequence is completed, when the next trigger signal occurs ,the conversion starts from the first channel of the injection sequence again.

Only one of injection conversion and regular conversion can be set to discontinuous mode at the same time, and the automatic injection function and discontinuous mode cannot be set at the same time.

# 15.4 Data Aligned

There are two alignment methods for data storage after conversion: left-aligned and right-aligned. The alignment can be set by the ADC\_CTRL2.ALIG bit. ADC\_CTRL2.ALIG = 0 is right-aligned, as shown in Table 15-3, ADC\_CTRL2.ALIG = 1 is left-aligned, as shown in Table 15-4.

For injected sequence, the SYM bit is the extended sign value, and the data stored in the register is the conversion result subtract the user-defined offset in the ADC\_JOFFSETx register, so the result can be a negative value; for regular sequence, there is no need to subtract offset value.

#### Table 15-3 Right-aligned Data

The Injection sequence

SYM	SYM	SYM	SYM	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
-----	-----	-----	-----	-----	-----	----	----	----	----	----	----	----	----	----	----	--

The regular sequence

0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
---	---	---	---	-----	-----	----	----	----	----	----	----	----	----	----	----	--

#### Table 15-4 Left-aligned Data

SYM         D11         D10         D9         D8         D7         D6         D5         D4         D3         D2         D1         D0         0         0         0	Inje	ction	sequence	e													
	S	YM	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0

The regular sequence

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	
-----	-----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	--

### **15.5 Programmable Channel Sampling Time**

Specify the number of sampling cycles of ADC in ADC\_SAMPT1.SAMPx[2:0] and ADC\_SAMPT2.SAMPx[2:0], and then the ADC samples the input voltage in the specified sampling cycle. For different channels, User can select different sampling time. The total conversion time is calculated as follows:

$$T_{CONV} =$$
 Sampling time + 12 cycles

Example:

ADCCLK=16MHz, the sampling time is 6 cycles and resolution is 12bit, the total conversion time is "6 + 12" ADCCLK Cycles, that is:

$$T_{CONV} = 6 + 12 = 18$$
 cycle = 1.125 µs



## **15.6 Externally Triggered Conversion**

For the regular sequence, software sets the ADC\_CTRL2.EXTRTRIG bit to 1, then the regular channel can use the rising edge of the external event to trigger the start conversion, and then the software sets the ADC\_CTRL2.EXTRSEL[2:0] bits to select the external trigger source of the regular sequence. The external trigger source selection is shown in the table below. If user select EXTI line 0~15 or TIM8\_TRGO as the external trigger source, user can set the AFIO \_CFG.ADC\_ETRR and AFIO \_CFG.EXTI\_ETRR[3:0] bits to implement; if you select SWSTRRCH as the external trigger source, you can start the regular channel conversion by setting ADC\_CTRL2.SWSTRRCH to 1.

EXTRSEL[2:0]	Trigger source	Туре
000	TIM1_CC1 event	
001	TIM1_CC2 event	
010	TIM1_CC3 event	
011	N/A	Internal signal from the on-chip timer
100	TIM3_TRGO event	
101	TIM4_CC4 event	
110	EXTI line 0~15/TIM8_TRGO event <sup>(1)</sup>	External pin/internal signal from on-chip timer
111	SWSTRRCH	Software control bit

For the injected sequence, the software sets the ADC\_CTRL2.EXTJTRIG bit to 1, then the injected channel can use the rising edge of the external event to trigger the conversion, and the software sets the ADC\_CTRL2.EXTJSEL[2:0] bits to select the external trigger source of the injected sequence. The external trigger source selection is shown in the table below. If user select EXTI line 0~15 or TIM8\_CC4 as the external trigger source, user can set the AFIO\_CFG.ADC\_ETRI and AFIO\_CFG.EXTI\_ETRI[3:0] bits to implement; if user select SWSTRJCH as the external trigger source, you can start the injected channel conversion by setting ADC\_CTRL2.SWSTRJCH to 1.

EXTJSEL[2:0]	Trigger Source	Туре
000	TIM1_TRGO event	
001	TIM1_CC4 event	
010	N/A	
011	N/A	Internal signal from the on-chip timer
100	TIM3_CC4 event	
101	TIM4_TRGO event	
110	EXTI line 0~15/TIM8_CC4 event <sup>(1)</sup>	External pin/internal signal from on-chip timer
111	SWSTRJCH	Software control bit

Table 15-6 ADC Is Used for External Triggering of Injection Channels

Note: Injection triggers can interrupt conversion of the regular sequence.

### **15.7 DMA Requests**

To avoid excessive data when converting multiple regular channels, resulting in errors in the regular channel conversion result stored in the ADC\_DAT register, user can set the ADC\_CTRL2.ENDMA bit to 1 to use the DMA mode. When the ADC regular channel conversion ends, a DMA request is generated. After receiving the request, the DMA will transfer the





converted data from the ADC\_DAT register to the destination address specified by the user.

### **15.8 Temperature Sensor**

Set the ADC\_CTRL2.TE MPEN bit to 1, enable the temperature sensor, and use the temperature sensor to detect the ambient temperature when the device is operating. The output voltage sampled by the temperature sensor is converted into a digital value by the ADC\_IN16 channel. When the temperature sensor is operating, the recommended sampling time is 17.1us; when the temperature sensor is not perating, the ADC\_CTRL2.TEMPEN bit can be cleared by software to turn off the temperature sensor to reduce power consumption. Figure 15-5 is a block diagram of a temperature sensor.

The output voltage of the temperature sensor changes linearly with temperature. Different chips will have different offsets in the temperature curve due to different production processes. Through testing, it is found that the maximum offset is 3°C. This characteristic makes the internal temperature sensor more suitable for detecting temperature changes. Not suitable for measuring absolute temperature. When accurate temperature measurement is required, an external temperature sensor should be used.





### 15.8.1 Temperature Sensor Using Process

- 1. Configure the channel (ADC\_IN16) and sampling time 17.1us
- 2. Set ADC\_CTRL2.TEMPEN bit to 1 to enable temperature sensor
- 3. Set ADC\_CTRL2.ON bit to 1 to start ADC conversion (or through external trigger)
- 4. Read the temperature data in the ADC data register, and calculate the temperature value by the following formula:

Temperature (°C) = { $(V_{25} - V_{SENSE}) / Avg_Slope$ } + 25

338 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



In which:

 $V_{25} = V_{SENSE}$  at 25 degrees Celsius

Avg\_Slope = temperature and V<sub>SENSE</sub> Average slope of a curve (mV/°C or  $\mu$ V/°C)

Refer to the values of V<sub>25</sub> and Avg\_Slope in the electrical characteristics chapter of the datasheet.

Note: There is a settling time before the sensor wakes up from the power-off mode to the correct output of VSENSE; there is also a settling time after the ADC is powered on, so in order to shorten the delay, the ADC\_CTRL2.TEMPEN and ADC\_CTRL2.ON bits should be set at the same time.

# **15.9 ADC Interrupt**

ADC interrupts can be from an end of regular or injected sequence conversion, an analog watchdog event when input voltage exceeds the threshold, any end of regular or injected channel conversion. These interrupts have independent interrupt enable bits.

There are 2 status flags in the ADC\_STS register: injected sequence channel conversion started (JSTR) and regular sequence channel conversion started (STR). But there are no interrupts associated with these two flags in the ADC.

Interrupt Event	Event Flags	Enable Control Bit
Regular sequence or injection conversion is complete	ENDC	ENDCIEN
Injection sequence conversion is complete	JENDC	JENDCIEN
Analog watchdog status bit is set	AWDG	AWDGIEN
Any regular channel interruption is enabled	ENDCA	ENDCAIEN
Any injection channel interruption is enabled	JENDCA	JENDCAIEN

#### Table 15-7 ADC Interrupt

### **15.10 ADC Registers**

For abbreviations used in registers, refer to Section 1.1

All register operations must be performed in half word (16-bits) or one word (32-bits).

### **15.10.1 ADC Register Overview**

Offset	Register	31	30	29	28	27	26	25	24	23	23           22           22           22           21           22           23           24           11           11           11           11           11           11           11           11           11							14	13	12	Ξ	10	6	~	7	9	5	4	3	2	-	0	
000h	ADC_STS		1			<u> </u>	<u> </u>						1	eserv	ed	<u> </u>	<u> </u>	<u> </u>						]			JENDCA	ENDCA	STR	JSTR	JENDC	ENDC	AWDG
	Reset Value																										0	0	0	0	0	0	0
004h	ADC_CTRL1		Reserved WDDGERCH												DC	TU[2	2:0]	DJCH	DREGCH	AUTOJC	AWDGSGLEN	SCANMD	JENDCIEN	AWDGIEN	ENDCIEN		AWD	GCH	[4:0]				
	Reset Value									0	0							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
008h	ADC_CTRL2				Rese	erved				TEMPEN	SWSTRRCH	SWSTRJCH	SWSTRJCH EXTRTRIG EXTRSEL[2:0] Reserved							EXTJSEL[2:0]		ALIG	Dammad	Keserved	ENDMA			Dammed	Keserved			CTU	NO
	Reset Value									0	0	0	0	0	0	0	1	0	0	0	0	0			0							0	0



									<u> </u>	<u> </u>
Offset	Register	31 30 29 28	27 26 25 24	23 21 20	19 18 17 16	15 14 13 12	10	6 8	7 6 5 4	0 1 5 3 4
00Ch	ADC_SAMPT1			Reserved			SAMP18[3:0]		SAMP17[3:0]	SAMP16[3:0]
	Reset Value			-			0 0	0 0	0 0 0 0	0 0 0 0
010h	ADC_SAMPT2	SAMP15[3:0]	SAMP14[3:0]	SAMP13[3:0]	SAMP12[3:0]	SAMP11[3:0]	SAMP10[3:0]		SAMP9[3:0]	SAMP8[3:0]
	Reset Value	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0	0 0	0 0 0 0	0 0 0 0
014h	ADC_SAMPT3	SAMP7[3:0]	sAMP6[3:0]	sAMP5[3:0]	SAMP4[3:0]	sAMP3[3:0]	5 SAMP2[3:0]		SAMP1[3:0]	SAMP0[3:0]
	Reset Value ADC_JOFFSET1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0	0 0	0 0 0 0 OFFSETJCH1[11:0	
018h	Reset Value			Reserved			0 0	0 0	0 0 0 0	
01Ch	ADC_JOFFSET2			Reserved				<u> </u>	OFFSETJCH2[11:0	-
	Reset Value						0 0	0 0	0 0 0 0	
020h	ADC_JOFFSET3 Reset Value			Reserved			0 0	0 0	OFFSETJCH3[11:0 0 0 0 0	
	ADC_JOFFSET4						0 0		OFFSETJCH4[11:0	
024h	-			Reserved			0 0	0 0		-
	Reset Value						0 0	0 0		0 0 0 0
028h	ADC_WDGHIGH Reset Value			Reserved			0 0	0 0	HTH[11:0]	0 0 0 0
							0 0	0 0		0 0 0 0
02Ch	ADC_WDGLOW Reset Value			Reserved			0 0	0 0	LTH[11:0]	0 0 0 0
	ADC_RSEQ1			LEN[3:0]	SEQ16[4:0]	SEQ15			Q14[4:0]	SEQ13[4:0]
030h	Reset Value	Res	served	0 0 0 0	0 0 0 0	0 0 0 0			0 0 0 0	
		eq				· · · ·				· · · ·
034h	ADC_RSEQ2	tese	EQ12[4:0]	SEQ11[4:0]	SEQ10[4:0]	SEQ9[-			Q8[4:0]	SEQ7[4:0]
	Reset Value	0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0	0 0	0 0 0 0	0 0 0 0
038h	ADC_RSEQ3	Reserved	EQ6[4:0]	SEQ5[4:0]	SEQ4[4:0]	SEQ3[-	4:0]	SE	Q2[4:0]	SEQ1[4:0]
	Reset Value	0 0 Ke	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0	0 0	0 0 0 0	0 0 0 0
03Ch	ADC_JSEQ		Reserved	ILEN[1:0]	JSEQ4[4:0]	JSEQ3	4:0]	JSE	Q2[4:0]	JSEQ1[4:0]
	Reset Value			0 0	0 0 0 0	0 0 0 0	0 0	0 0	0 0 0 0	0 0 0 0
040h	ADC_JDAT1		Res	served		0 0 0 0	0 0	JDAT1 0 0	[15:0] 0 0 0 0	0 0 0 0
	Reset Value ADC_JDAT2					0 0 0 0	0 0	JDAT2		
044h	Reset Value		Res	served		0 0 0 0	0 0	0 0	0 0 0 0	0 0 0 0
048h	ADC_JDAT3		Res	served				JDAT3		
	Reset Value					0 0 0 0	0 0		0 0 0 0	0 0 0 0
04Ch	ADC_JDAT4 Reset Value		Res	served		0 0 0 0	0 0	JDAT4 0 0	0 0 0 0	0 0 0 0
050h	ADC_DAT		Res	served				DAT[	15:0]	
054h	Reset Value ADC_CTRL3 Reset Value			Reserved		0 0 0 0 0		0 JENDCAIEN 0 0 ENDCAIEN 0	Reserved         0           0         PDRDY         0           0         RDY         0	Reserved VREFRDY VREFEN REFSEL

# 15.10.2 ADC Status Register (ADC\_STS)

Address offset: 0x00



31															16
		I	I	I	1	I	Rese	erved				I			'
	1		1	1	1	1	1	1	1			1			
15				-		-		7	6	5	4	3	2	1	0
	1		1	Reserved	1	1	1	1	JENDCA	ENDCA	STR	JSTR	JENDC	ENDC	AWDG
									rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0

Bit Field	Name	Description
31:7	Reserved	Reserved, the reset value must be maintained
6	JENDCA	Any injected channel end of conversion flag
		This bit is set by hardware at the end of any injection channel conversion and cleared by
		software.
		0: Conversion is not complete;
		1: Conversion is complete.
5	ENDCA	Any regular channel end of conversion flag
		This bit is set by hardware at the end of any channel (regular or injection) conversion and
		cleared by software.
		0: Conversion is not complete;
		1: Conversion is complete.
4	STR	Regular channel start flag
		This bit is set by hardware at the start of regular channel conversion and cleared by software.
		0: Regular channel conversion has not started.
		1: Regular channel conversion has started.
3	JSTR	Injected channel start flag
		This bit is set by hardware at the start of the injection channel conversion and cleared by
		software.
		0: Injection sequence channel conversion has not started.
		1: Injection sequence channel conversion has started.
2	JENDC	Injected channel end of conversion
		This bit is set by hardware at the end of all injection sequence channel conversions and
		cleared by software
		0: Conversion is not complete.
		1: Conversion is complete.
1	ENDC	Conversion sequence channel end of conversion
		This bit is set by hardware at the end of all regular( or injection) sequence channel
		conversion and cleared by software
		0: Conversion is not complete.
		1: Conversion is complete.
0	AWDG	Analog watchdog flag
		This bit is set by hardware and cleared by software when converted voltage values are outside
		the range defined by the ADC_LTR and ADC_HTR registers
		0: Analog watchdog event not occurs;
		1: Analog watchdog event occurs.



### 15.10.3 ADC Control Register 1 (ADC\_CTRL1)

Address offset: 0x04

31							24	23	22	21					16
			Rese	erved				AWDG ERCH	AWDG EJCH			Rese	rved	1	
15		13	12	11	10	9	8	rw 7	rw 6	5	4				0
	DCTU[2:0]		DJCH	DREGCH	AUTOJC	AWDG SGLEN	SCANMD	JENDC IEN	AWD GIEN	ENDCIEN		A	WDGCH[4	:0]	
	rw		rw	rw	rw	rw	rw	rw	rw	rw			rw		

Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained
23	AWDGERCH	Analog watchdog enable on regular channels
		This bit is set and cleared by the software.
		0: Disables analog watchdog on regular channel.
		1: Use analog watchdog on regular channels.
22	AWDGEJCH	Analog watchdog enable on injected channels
		This bit is set and cleared by the software.
		0: Disables analog watchdog on injection channel.
		1: Use analog watchdog on the injection channel.
21:16	Reserved	Reserved, the reset value must be maintained
15:13	DCTU[2:0]	Discontinuous mode channel count
		The software uses these bits to define the number of channels for converting regulars after
		receiving an external trigger in intermittent mode
		000: 1 channel
		001: 2 channels
		111: 8 channels
12	DJCH	Discontinuous mode on injected channels
		This bit is set and cleared by the software. It is used to turn on or off discontinuous mode on injected
		channels.
		0: Disable discontinuous mode on injection sequence channel
		1: Enable discontinuous mode on injection sequence channel
11	DREGCH	Discontinuous mode is on regular channels.
		This bit is set and cleared by the software. It is used to turn on or off discontinuous mode on regular
		channels.
		0: Disable discontinuous mode on regular sequence channel
		1: Enable discontinuous mode on regular sequence channel
10	AUTOJC	Automatic injected sequence conversion
		This bit is set and cleared by the software to enable or disable automatic injection sequence
		channel conversion after regular sequence channel conversion is complete
		0: Disable automatic injection channel conversion.
		1: Enable automatic injection channel conversion.



Bit Field	Name	Description
9	AWDGSGLEN	Enable the watchdog on a single channel in scan mode
		This bit is set and cleared by software to enable or disable analog watchdog functions on
		channels specified by ADC_CTRL1.AWDGCH[4:0]
		0: Use watchdog on all channels.
		1: Use watchdog on single channel.
8	SCANMD	Scan mode
		This bit is set and cleared by the software to enable or disable scan mode. In scan mode, the
		conversion is made by ADC_RSEQx or the selected channel of the ADC_JSEQ register.
		0: Disable scan mode.
		1: Enable scan mode.
		Note: If the ADC_CTRL1.ENDCIEN or ADC_CTRL1.JENDCIEN bits are set separately,
		ADC_STS.ENDC or ADC_STS.JENDC interrupts occur only after the last channel has been
		converted.
7	JENDCIEN	Interrupt enable for injected channels
		This bit is set and cleared by the software to disallow or allow interrupts after all injection
		channel conversions have finished.
		0: Disable JENDC interruption.
		1: Enable JENDC interruption. An interrupt occurred when hardware set ADC_STS.JENDC
		bit.
6	AWDGIEN	Analog watchdog interrupt enable
		This bit is set and cleared by software to disallow or allow interrupt generated by analog
		watchdog. In scan mode, if the watchdog detects an out-of-range value, the scan is aborted
		only when that bit is set.
		0: Disable analog watchdog interruption.
		1: Enable analog watchdog interruption.
5	ENDCIEN	Interrupt enable for any channels
		This bit is set and cleared by the software to disallow or allow interrupts to occur after the
		regular channel conversion ends.
		0: Disable ENDC interruption.
		1: Enable ENDC interruption.
4:0	AWDGCH[4:0]	Analog watchdog channel select bits
		These bits are set and cleared by software to select input channels that analog watchdog
		protection.
		00000: ADC analog input channel 0
		00001: ADC analog input channel 1
		01110: ADC analog input channel 14
		01111: ADC analog input channel 15
		10000: ADC analog input channel 16
		10001: ADC analog input channel 17
		10010: ADC analog input channel 18
		Reserved all other values.



### 15.10.4 ADC Control Register 2 (ADC\_CTRL2)

Address offset: 0x08

#### Reset value: 0x0000 0000

31							24	23	22	21	20	19		17	16
	1		Rese	erved		1		TEMPEN	SWSTR RCH	SWSTR JCH	EXT RTRIG	E	TRSEL[2:	:0]	Reserved
15	14		12	11	10	9	8	rw 7	rw	rw	rw		rw 2	1	0
EXT JTRIG	Е	XTJSEL[2:0	0]	ALIG	Res	erved	ENDMA			Rese	erved	I		CTU	ON
rw		rw		rw			rw							rw	rw

Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained
23	TEMPEN	Temperature sensor Enable
		This bit is set and cleared by the software to enable or disable the temperature sensor channel.
		0: Disables the temperature sensor.
		1: Enable the temperature sensor.
22	SWSTRRCH	Start conversion of regular channels
		This bit is set by the software to start the conversion and cleared by the hardware as soon as the
		conversion begins. If SWSTRRCH is selected as the trigger event in the
		ADC_CTRL2.EXTRSEL[2:0] bit, which is used to initiate the conversion of a set of regular
		channels
		0: Reset state.
		1: Starts converting the regular channel.
21	SWSTRJCH	Start conversion of injected channels
		This bit is set by the software to initiate the conversion and can be cleared by the software or by
		the hardware as soon as the conversion begins. If SWSTRJCH is selected as the trigger event in
		the ADC_CTRL2.EXTJSEL[2:0] bit, which is used to initiate a conversion of a set of injected
		channels
		0: Reset state.
		1: Starts converting the injection channel.
20	EXTRTRIG	External trigger conversion mode for regular channels
		This bit is set and cleared by software to enable or disable external triggering events that can
		start regular sequence conversion.
		0: Start conversion without external events.
		1: Use an external event to start the conversion.
19:17	EXTRSEL[2:0]	External event select for regular sequence
		These bits select external events to start the regular sequence conversion
		The triggering configuration of ADC is as follows
		000: indicates the CC1 event of timer 1 100: indicates the TRGO event of timer 3
		001: indicates the CC2 event of timer 1 101: indicates the CC4 event of timer 4
		010: indicates the CC3 event of timer 1 110: EXTI line 0~15/TIM8_TRGO event
		011: Reserved 111: SWSTRRCH
16	Reserved	Reserved, the reset value must be maintained



Bit Field	Name	Description	
15	EXTJTRIG	External trigger conversion mode for injected	l channels
		This bit is set and cleared by software to enab	ble or disable external triggering events that can
		start injection sequence conversion.	
		0: Start conversion without external events.	
		1: Use an external event to start the conversion	on.
14:12	EXTJSEL[2:0]	External event select for injected sequence	
		These bits select the External event used to tr	rigger the injected sequence conversion.
		The triggering configuration of ADC is as fol	llows
		000: indicates the TRGO event of timer 1	100: indicates the CC4 event of timer 3
		001: indicates the CC4 event of timer 1	101: indicates the TRGO event of timer 4
		010: Reserved	10: EXTI line 0~15/TIM8_CC4 event
		011: Reserved	111: SWSTRJCH
11	ALIG	Data alignment	
		This bit is set and cleared by the software. Re	efer to Table 15-3 and Table 15-4.
		0: Right-aligned.	
		1: Left-aligned.	
10:9	Reserved	Reserved, the reset value must be maintained	
8	ENDMA	Direct memory access mode	
		This bit is set and cleared by the software. Se	e the DMA Controller chapter for details.
		0: Do not use DMA mode.	
		1: Use DMA mode.	
7:2	Reserved	Reserved, the reset value must be maintained	
1	CTU	Continuous conversion	
		This bit is set and cleared by the software. If	this bit is set, the conversion continues until the bit
		is cleared.	
		0: Single conversion mode.	
		1: Continuous conversion mode.	
0	ON	A/D converter ON/OFF	
		This bit is set and cleared by the software. W	hen the bit is' 0 ', writing '1' will wake the ADC
		from power-off mode.	
		When the bit is' 1 ', writing '1' starts the conve	ersion. The application should note that there is a
		delay $t_{\text{STAB}}$ between the time the converter is	powered on and the time the conversion begins,
		refer to Figure 15-3.	
		0: Close ADC conversion/calibration and ent	er power-down mode.
		1: Start ADC and start conversion.	
		Note: If there are other bits changed in this re	egister along with ON, the conversion will not be
		triggered. This is to prevent the wrong conver	rsion from being triggered.

### 15.10.5 ADC Sampling Time Register 1 (ADC\_SAMPT1)

Address offset: 0x0C



31															16
							Rese	erved							
15	1	1	12	11	1	1	0	7			4	2	11		
15	1	1	12			1	8	/			4	3			
	Rese	erved			SAMP	18[3:0]			SAMP	17[3:0]	1		SAMP	16[3:0]	

Bit Field	Name	Description							
31:12	Reserved	Reserved, the reset value mu	ust be maintained						
11:0	SAMPx[3:0]	Channel x sample time sele	ction						
	x=16~18	These bits are used to indep	pendently select the sampling time for each channel. The channel selection						
		bit must remain constant during the sampling period.							
		0000: 6 cycles	1000: 88 cycles						
		0001: 8 cycles	1001: 120 cycles						
		0010: 14 cycles	1010: 182 cycles						
		0011: 20 cycles	1011: 240 cycles						
		0100: 29 cycles	1100: 300 cycles						
		0101: 42 cycles	1101: 400 cycles						
		0110: 56 cycles	1110: 480 cycles						
		0111: 72 cycles	1111: 600 cycles						
		NOTE: ADC analog chan	nel 16 and channel 17 are internally connected to the temperature sensor						
		and VREFINT, respectively	1						

### 15.10.6 ADC Sampling Time Register 2 (ADC\_SAMPT2)

### Address offset: 0x10

#### Reset value: 0x0000 0000

31	1	28	27			24	23		20	19	, , , , , , , , , , , , , , , , , , ,	16
	SAMP15[3:0]			SAMP	14[3:0]			SAMP13[3:0]			SAMP12[3:0]	·
	rw	1		rv	N	1		rw	1		rw	I
15		10	11			0	7		4	2		0
15	SAMP11[3:0]	12	11	SAMP	10[3:0]	8	7	SAMP9[3:0]	4	3	SAMP8[3:0]	0

Bit Field	Name	Description					
31:0	SAMPx[3:0]	Channel x sample time selection					
	x=8~15	These bits are used to independently select the sampling time for each channel. The channel sele					
		bit must remain constant	during the sampling period.				
		0000: 6 cycles	1000: 88 cycles				
		0001: 8 cycles	1001: 120 cycles				
		0010: 14 cycles	1010: 182 cycles				
		0011: 20 cycles	1011: 240 cycles				
		0100: 29 cycles	1100: 300 cycles				
		0101: 42 cycles	1101: 400 cycles				
		0110: 56 cycles	1110: 480 cycles				



Bit Field	Name	Description	
		0111: 72 cycles	1111: 600 cycles

### 15.10.7 ADC Sampling Time Register 3 (ADC\_SAMPT3)

Address offset: 0x14

Reset value: 0x0000 0000

31		28	27			24	23	1		20	19			16
	SAMP7[3:0]			SAMP	6[3:0]			SAMF	·5[3:0]			SAMP	4[3:0]	
	rw			rw	7			r	w			rv	v	,
15		12	11			8	7			4	3			0
15	SAMP3[3:0]	12	11	SAMP2		8	7	1	1[3:0]	4	3	SAMP	0[3:0]	0

Bit Field	Name	Description						
31: 0	SAMPx[3:0]	Channel x sample time selection						
	x=0~7	These bits are used to indep	endently select the sampling time for each channel. The channel					
		selection bit must remain co	onstant during the sampling period.					
		0000: 6 cycles	1000: 88 cycles					
		0001: 8 cycles	1001: 120 cycles					
		0010: 14 cycles	1010: 182 cycles					
		0011: 20 cycles	1011: 240 cycles					
		0100: 29 cycles	1100: 300 cycles					
		0101: 42 cycles	1101: 400 cycles					
		0110: 56 cycles	1110: 480 cycles					
		0111: 72 cycles	1111: 600 cycles					

### 15.10.8 ADC Injected Channel Data Offset Register X (ADC\_JOFFSETx) (x=1...4)

Address offset: 0x18-0x24

31														16
						Rese	erved		I	I	I	I	I	I
						1	1		1	1	1	1	1	
15			12	11		-	-			-	-			0
15	Rese	erved	12	11	 	ı		OFFSE	TJCHx		1			0

Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained
11:0	OFFSETJCHx[11:0]	Data offset for injected channel x
		These bits define the values used to subtract from the original conversion data when the
		conversion is injected into the channel. The result of the conversion can be read in the
		ADC_JDATx register.



### 15.10.9 ADC Watchdog High Threshold Register (ADC\_WDGHIGH)

Address offset: 0x28

Reset value: 0x0000 0FFF

31															16
	1	I		I	I	1	Rese	rved							
	1		1	1	1	1	1			L	1	1	1	1	
15			12	11											0
	Rese	rved			1				НТН	[11:0]					
	1		1	1					r	w				1	

Bit field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained
11:0	HTH[11:0]	Analog watchdog high threshold
		These bits define the high thresholds for analog watchdog.

### 15.10.10 ADC Watchdog Low Threshold Register (ADC\_WDGLOW)

Address offset: 0x2C

Reset value: 0x0000 0000


31												 		16
							Rese	erved						
	1	1	1	1	1	1	1	1		1	1	 1	1	1
15			12	11								 		0
	Rese	erved							LTH	[11:0]				
							1		r	w				I

Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained
11:0	LTH[11:0]	Analog watchdog low threshold
		These bits define the low thresholds for analog watchdog.

### 15.10.11 ADC Regular Sequence Register 1 (ADC\_RSEQ1)

Address offset: 0x30

Reset value: 0x0000 0000



Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



Bit Field	Name	Description
23:20	LEN[3:0]	Regular channel sequence length
		These bits are software-defined as the number of channels in the regular sequence channel conversion.
		0000: 1 conversion
		0001: 2 conversions
		1111: 16 conversions
19:15	SEQ16[4:0]	16th conversion in regular sequence
		These bits are software-defined as the number (0 to 18) of the 16th conversion channel in the conversion
		sequence.
14:10	SEQ15[4:0]	15th conversion in regular sequence
9:5	SEQ14[4:0]	14th conversion in regular sequence
4:0	SEQ13[4:0]	13th conversion in regular sequence

### 15.10.12 ADC Regular Sequence Register 2 (ADC\_RSEQ2)

Address offset: 0x34

Reset value: 0x0000 0000

31	30	29				25	24				20	19		16
Rese	rved		:	SEQ12[4:0]	]	1		1	SEQ11[4:0]				SEQ10[4:1]	
15	14			rw	10	9			rw	5	4		rw	0
SEQ10_0		SEQ9[4:0]				SEQ8[4:0]				SEQ7[4:0]				
rw rw				•		rw					rw			

Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained
29:25	SEQ12[4:0]	12th conversion in regular sequence These bits are software-defined as the number (0 to 18) of the 12th conversion channel in the conversion sequence.
24:20	SEQ11[4:0]	11th conversion in regular sequence
19:15	SEQ10[4:0]	10th conversion in regular sequence
14:10	SEQ9[4:0]	9th conversion in regular sequence
9:5	SEQ8[4:0]	8th conversion in regular sequence
4:0	SEQ7[4:0]	7th conversion in regular sequence

### 15.10.13 ADC Regular Sequence Register 3 (ADC\_RSEQ3)

Address offset: 0x38




31	30	29				25	24				20	19			16
Rese	rved		1	SEQ6[4:0]	1	1			SEQ5[4:0]		1		SEQ4	[4:1]	
15	14		•	rw	10	9		•	rw	5	4		rv	v	0
SEQ4_0		1	SEQ3[4:0]	1	1			SEQ2[4:0]				1	SEQ1[4:0]		
rw			rw					rw					rw		

Bit Field	Name	Description
31:30	Reserved	Reserved, the reset value must be maintained
29:25	SEQ6[4:0]	6th conversion in regular sequence
		These bits are software-defined as the number (0 to 18) of the 6th transition channel in the conversion
		sequence.
24:20	SEQ5[4:0]	5th conversion in regular sequence
19:15	SEQ4[4:0]	4th conversion in regular sequence
14:10	SEQ3[4:0]	3rd conversion in regular sequence
9:5	SEQ2[4:0]	2nd conversion in regular sequence
4:0	SEQ1[4:0]	1st conversion in regular sequence

### 15.10.14 ADC Injection Sequence Register (ADC\_JSEQ)

Address offset: 0x3C



Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained
21:20	JLEN[1:0]	Injected sequence length
		These bits are software-defined as the number of channels in the injected channel conversion
		sequence.
		00: 1 conversion
		01: 2 conversions
		10: 3 conversions
		11: 4 conversions
19:15	JSEQ4[4:0]	This is the 4th conversion in the injected sequence.
		These bits are software-defined as the number (0 to 18) of the fourth transition channel in the
		conversion sequence.
		Note: Different from regular conversion sequences, if the length of ADC_JSEQ.JLEN[1:0] is less
		than 4, the sequence of conversion starts from (4-JLEN). For example, $ADC\_JSEQ[21:0] = 10$
		00011 00011 00111 00010 means that the scan conversion will be converted in the following channel



Bit Field	Name	Description
		order: 7, 3, 3 instead of 2, 7, 3.
14:10	JSEQ3[4:0]	3rd conversion in injected sequence
9:5	JSEQ2[4:0]	2nd conversion in injected sequence
4:0	JSEQ1[4:0]	1st conversion in injected sequence

# 15.10.15 ADC Injection Data Register X (ADC\_JDATx) (x= 1...4)

Address offset: 0x40 - 0x4C

Reset value: 0x0000 0000

31														16
Reserved														
	1	1	1	1				1		1	1	1		
15												 		0
	JDAT													
								r						

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	JDATx[15:0]	Injected data for conversions
		These bits are read-only and contain the conversion results of the injected channel. The data is left-
		aligned or right-aligned

### 15.10.16 ADC Regulars Data Register (ADC\_DAT)

Address offset: 0x50

Reset value: 0x0000 0000


31		-										-			16
Reserved															
15															0
	1	1	1	1	1		DAT	[15:0]		1	1		1		
		1		1			L DAT	[15.0]		1					

Bit Field	Name	Description
32:16	Reserved	Reserved, the reset value must be maintained
15:0	DAT[15:0]	Regular data for conversion
		These bits are read-only and contain the conversion results of the regular channel. The data is left-
		aligned or right-aligned.

### 15.10.17 ADC Control Register 3 (ADC\_CTRL3)

Address offset: 0x54





Bit Field	Name	Description
31:10	Reserved	Reserved, the reset value must be maintained
9	JENDCAIEN	Interrupt enable for any injected channels
		This bit is set and cleared by the software to enable/disable the injection channel conversion end
		interrupt
		0: ADC_STS.JENDCA interrupt is disabled
		1: ADC_STS.JENDCA interrupt is enabled
8	ENDCAIEN	Interrupt enable for any channels
		This bit is set and cleared by the software to enable/disable any channel conversion end the interrupt
		0: ADC_STS.ENDCA interrupt is disabled
		1: ADC_STS.ENDCA interrupt is enabled
7	Reserved	Reserved, the value is forcibly set to 1.
6	PDRDY	ADC power ready
		0: ADC is powered on
		1: ADC is powered down
5	RDY	ADC ready
		0: Not ready
		1: Get ready
4	CKMOD	Clock mode
		0: Select AHB for synchronization clock
		1: Select PLL for asynchronous clock
3	Reserved	Reserved, the reset value must be maintained
2	VREFRDY	VREFINT_READY
		ADC internal input buffer ready status, software must check this status bit before measuring
		VREFINT
		0: VREFINT not ready
		1: VREFINT is ready
1	VREFEN	VREFINT Enable
		ADC internal input buffer is enabled, software must enable this bit before measuring VREFINT
		0: Disable VREFINT measurement
		1: Enable VREFINT measurement
0	REFSEL	ADC reference source selset
		0: The reference source is the external reference $V_{DD}$
		1: The reference source is the internal voltage 2.4V




# 16 Comparator (COMP)

The COMP module is used to compare the magnitude of the two input analog voltages, and output high/low levels according to the comparison result. When the 'INP' input voltage is higher than the 'INM' input voltage, the comparator outputs are high level, and when the "INP" input voltage is lower than the "INM" input voltage, the comparator output is low level.

# 16.1 COMP System Connection Block Diagram

The COMP module supports up to 3 independent comparator which are uniformly connected to the APB1 bus.





#### Figure 16-1 Comparator System Connection Diagram

### **16.2 COMP Features**

- 3 independent COMP1/COMP2/COMP3, COMP1 supports low power mode(can work at LPRUN, SLEEP, STOP mode)
- Internal 64-level programmable reference input compare voltage source V<sub>REF1</sub>/V<sub>REF2</sub>.
- Support filter clock, filter reset
- Output polarity can be configured to high or low



- Programmable hysteresis can be configured as no hysteresis, low hysteresis, medium hysteresis, and high hysteresis
- The comparator can output to either I/O or timer input for capturing events, OCREF\_CLR events, breaking events, triggering event.
- Input channel can select I/O port/VREF1/VREF2
- Can be configured with read-only or read-write, and needs to be reset to unlock when locked
- Support blanking, blanking source can be configured
- COMP1/COMP2 can form a window comparator
- COMP can wake up the system from low power mode by generating an interrupt, and COMP1 can wake up the system from STOP. COMP1 output trigger interrupt by connect to EXTI.
- Configurable filter window size
- Configurable filter threshold size
- Configurable sampling frequency for filtering

# **16.3 COMP Configuration Precedure**

The complete configuration includes the following steps. If the default configuration is used, skip the corresponding configuration items.

- 1. Configure hysteresis level COMPx\_CTRL.HYST[1:0]
- 2. Configure the output polarity COMPx\_CTRL.POL
- 3. Configure the input selection, comparator non-inverting input COMPx\_CTRL.INPSEL[2:0], inverting input COMPx CTRL. INMSEL [2:0]
- 4. configure the output selection COMPx\_CTRL.OUTSEL[3:0]
- 5. Configure the blanking source COMPx\_CTRL.BLKING[2:0]
- 6. Configure the filter sampling window COMPx\_FILC.SAMPW[4:0]
- 7. Configure the threshold COMPx\_FILC.THRESH[4:0] (threshold should be greater than COMPx FILC.SAMPW[4:0]/2)
- 8. Configure the filter sampling frequency (for timer applications, sampling frequency should be greater than 5MHz)
- 9. Enable the filter COMPx\_FILC.FILEN
- 10. Enable the comparator COMPx\_CTRL.EN

Note: For the above steps, you need to enable the filter first, and then the the comparator. The comparator needs to be enabled after the filter (if enabled) configuration and enable is completed. In addition, when the comparator control register is locked, it can only be unlocked by reset.



# 16.4 COMP Operating Mode

### 16.4.1 Window Mode

Comparators can be combined as window comparator, as follows:

• Comparators 1 and 2 share PA1, PA3, PA4, and PA5 to form a window comparator.

PA1 (COMP1 non-inverting input, COMP2 non-inverting input)

PA3 (COMP1 non-inverting input, COMP2 inverting input)

PA4 (COMP1 inverting input, COMP2 inverting input)

PA5 (COMP1 inverting input, COMP2 inverting input)

Configure CMP12MD to enable the window mode, supporting 4 different WINMDINSEL configurations. The descriptions of INPSEL and INMSEL under different configurations are shown in the table below:

WINMDINSEL	COM	MP1	CO	MP2	COMP OUT	
	INP	INM	INP	INM		
00	PA1(INPSEL=000	User control	PA1(INPSEL=000	User control	OUT1 XOR OUT2	
	)		)			
01	PA3(INPSEL=001	User control	User control	PA3(INMSEL=00	OUT1 XNOR	
	)			0)	OUT2	
10	User control	PA4(INMSEL=00	User control	PA4(INMSEL=00	OUT1 XOR OUT2	
		1)		1)		
11	User control	PA5(INMSEL=01	User control	PA5(INMSEL=01	OUT1 XOR OUT2	
		0)		0)		

• In window mode, user can choose the window comparator result as the output of COMP2 by setting WINOUT = 1 in the COMP2\_CTRL register. When WINOUT = 0, the COMP2 output comes from the analog comparator.

### 16.4.2 Independent Comparator

3 comparators can be configured independently to complete the comparator function. The output of the comparator can be output to the IO port, the comparator supports different remapping ports, and the output of the comparator can be selected and connected to the corresponding port through configuration.

The comparator outputs supports triggering events. Example, it can be configured as the brake function of timer 1, timer 8.

Note: Refer to the comparator interconnection for specific configuration.

### **16.5** Comparator Interconnection

For the interconnection of the comparator output ports, please refer to the AFIO remapping chapter, Remap IO multiplexing function in GPIOx\_AFL/AFH.

COMP1\_OUT can be mapped to PA0/PA6/PA9/PA11/PA13/PA15

COMP2\_OUT can be mapped to PA2/PA4/PA7/PA10/PA12/PA14



#### COMP3\_OUT can be mapped to PF0/PB1/PC8

Comparator INP pins have the following configuration:

INPSEL	COMP1	COMP2	COMP3
000	PA1	PA1	PF1
001	PA3	PA9	PC7
010	PA6	PB4	PA11
011	PA7	PB5	PF6
100	PA12	PB6	
101	PF7	PB7	
110	VREF2	VREF2	VERF2
111	VREF1	VREF1	VREF1

The comparator INM pins have the following configuration.

INMSEL	COMP1	COMP2	COMP3			
000	PA0	PA3	PF0			
001	PA4	PA4	PC6			
010	PA5	PA5	PA12			
011	PF6	PA2	PF7			
100		PA8				
101		PB3				
110	VREF2	VREF2	VREF2			
111	VREF1	VREF1	VREF1			

Comparator output TRIG signal has the following interconnection.

TRIG	COMP1	COMP2	COMP3
0000	NC	NC	NC
0001	TIM1_BKIN	TIM1_BKIN	TIM1_BKIN
0010	TIM1_IC1	TIM1_IC1	TIM1_IC1
0011	TIM1_OCrefclear	TIM1_OCrefclear	TIM1_OCrefclear
0100	TIM8_IC1	TIM8_IC1	TIM8_IC1
0101	TIM8_OCrefclear	TIM8_OCrefclear	TIM8_OCrefclear
0110	TIM3_IC1	TIM3_IC2	TIM3_IC3
0111	TIM3_OCrefclear	TIM3_OCrefclear	TIM3_OCrefclear
1000			
1001	TIM4_IC1	TIM4_IC2	TIM4_IC3
1010	TIM4_OCrefclear	TIM4_OCrefclear	TIM4_OCrefclear
1011	TIM1_BKIN + TIM8_BKIN	TIM1_BKIN + TIM8_BKIN	TIM1_BKIN + TIM8_BKIN
1100	TIM8_BKIN	TIM8_BKIN	TIM8_BKIN
1101	LPTIM_ETR	LPTIM_ETR	LPTIM_ETR
Other			



# 16.6 Interrupt

COMP supports interrupt response. COMP1, COMP2, and COMP3 share one interrupt entry. There are two cases of interrupt generation as follows:

- The COMPx\_CTRL register sets the polarity of the POL bit is not reversed and the interrupt is enabled. When INPSEL > INMSEL, the comparator interrupt will be generated when the OUT bit of the COMPx\_CTRL register is set to 1 by hardware.
- The COMPx\_CTRL register sets the polarity of the POL bit is reversed and the interrupt is enabled. When INPSEL < INMSEL, the comparator interrupt will be generated when the OUT bit of the COMP\_CTRL register is set to 1 by hardware.

Note: To use the COMP interrupt functions, user must configure EXTI\_LINE18 first.

# 16.7 COMP Register

### 16.7.1 COMP Register Overview

Offset	Register	31	30	29	28	27	2	26 25	74	54	22		21	70	19	18	17	16	15	14	13	12	11	10	6	8	7	6	5	4	3	2	1	0
000h	COMP_INTEN															I	Reser	ved														CMP3IEN	CMP2IEN	CMP1IEN
	Reset Value																															0	0	0
004h	COMP_INTSTS															I	Reser	ved														CMP31S	CMP21S	CMP1IS
	Reset Value																															0	0	0
008h	COMP_WINMODE				Reserved										WINMDIN	◦ CMP12MD ◦																		
	Reset Value																																0	
00Ch	COMP_LOCK															I	Reser	ved														CMP3LK	CMP2LK	CMP1LK
	Reset Value																															0	0	0
010h	COMP1_CTRL					R	lese	erved					CI V CET	CLASEL	PWRMD	Reserved	OUT	BL	KING	[2:0]	HYST[1:0]		POL	OUTTRG[3:0] INPSEL[2:			L[2:0] INMSE			2:0]	EN			
	Reset Value												(	)	0	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
014h	COMP1_FILC											Re	eserved											:	SAM	PWI	N[4:(	0]		THRESH[4				FILEN
	Reset Value																		_					0	0	0	0	0	0	0	0	0	0	0
018h	COMP1_FILP								Re	eserv	ed														CI	.KPS	SC[1:	5:0]						
	Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01Ch															Re	eserv	ed																	
020h	COMP2_CTRL							Reserv	ed							WINOUT	oUT		KING		HYST[1:0]	0	DOL		JTTE				SEL[	_		ISEL[		EN
	Reset Value			_	_											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
024h	COMP2_FILC											Re	eserved											:	SAM	PWI	N[4:0	0]		THE	RESH	[[4:0]		FILEN

### Table 16-1 COMP Register Overview

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



Offset	Register	31 30 30 22 22 22 22 22 22 22 22 22 22 22 22 22	15 14	13 12 11	10 9	8 7	6	5 4	3	1 2	0
	Reset Value				0 0	0 0	0	0 0	0	0 0	0
028h	COMP2_FILP	Reserved			С	LKPSC[1:	5:0]				
	Reset Value		0 0	0 0 0	0 0	0 0	0	0 0	0	0 0	0
02Ch		Reserved					-		1		
030h	COMP3_CTRL	Reserved 5 BL	KING[2:0]	TOd [0:1]LSAH	OUTT	RG[3:0]	INP	SEL[2:0]		SEL[2:0]	
	Reset Value	0 0	0 0	0 0 0	0 0	0 0	0	0 0	0	0 0	0
034h	COMP3_FILC	Reserved			SAN	IPWIN[4:	0]	TH	RESH[	4:0]	FILEN
	Reset Value				0 0	0 0	0	0 0	0	0 0	0
038h	COMP3_FILP	Reserved				LKPSC[1:	5:0]				_
	Reset Value		0 0	0 0 0	0 0	0 0	0	0 0	0	0 0	0
03Ch		Reserved					-				
040h	COMP_INVREF	Reserved		VREI	F2SEL	VREF2EN		VRE	F1SEL		VREFIEN
	Reset Value			0 0 0	0 0	0 0	0	0 0	0	0 0	0

### 16.7.2 COMP Interrupt Enable Register (COMP\_INTEN)

#### Address offset : 0x00

31														16
	I	I	I	I	I	I	Rese	erved	I		I	I		'
	1	1	1	1	1	1	1	I I		1	 1	1		
15											 3	2	1	0
						Reserved			1		1	CMP3IEN	CMP2IEN	CMP11EN
												rw	rw	rw

Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained
2	CMP3IEN	COMP3 interrupt enable
		0: disable
		1: enable
1	CMP2IEN	COMP2 interrupt enable
		0: disable
		1: enable
0	CMP1IEN	COMP1 interrupt enable
		0: disable
		1: enable



### 16.7.3 COMP Interrupt Register (COMP\_INTSTS)

Address offset : 0x04

Reset value : 0x0000 0000

31															16
							Rese	erved							
15	T	1	I	I	T	Reserved	<b>-</b>	T	1	r	I	3	2	I CMP2IS	0 CMP1IS
	I	I	I	I	I		I	I	I	I	I	1	rc_w0	rc_w0	rc_w0

Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained
2	CMP3IS	interrupt status of COMP3
		Write 0 to clear
1	CMP2IS	interrupt status of COMP2
		Write 0 to clear
0	CMP1IS	interrupt status of COMP1
		Write 0 to clear

### 16.7.4 COMP Window Mode Enable Register(COMP\_WINMODE)

Address offset : 0x08

Reset value : 0x0000 0000

31	_									-				_	16
	1	I	I	I			Rese	erved	1	I	I	I	1	I	'
	1	I	I	I	L		L	I		I	I	I	I	I	
15		_										3	2	1	0
						Reserved							WINMI	I DINSEL	CMP12MD
	1	1	1	1				1		1	1	1	r	w	rw

Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained
2:1	WINMDINSEL	Comparator 1 and 2 Window Mode Input Selection
		Only valid when CMP12MD = 1, Comparator 1 and 2 have a shared input. For
		details, refer to Section 16.4.1 Window Mode. 00: Comparator 1 INPSEL[2:0] = 000,
		Comparator 2 INPSEL[2:0] = 000, shared input at PA1;
		01: Comparator 1 INPSEL[2:0] = 001, Comparator 2 INMSEL[2:0] = 000, shared
		input at PA3;
		10: Comparator 1 INMSEL [2:0] = 001, Comparator 2 INMSEL [2:0] = 001, shared
		input at PA4;
		11: Comparator 1 INMSEL [2:0] = 010, Comparator 2 INMSEL[2:0] = 010, shared
		input at PA5;
0	CMP12MD	Comparator 1 and Comparator 2 window mode selection bit.
		0: Comparators 1 and 2 are not in window mode.



Bit Field	Name	Description
		1: Comparators 1 and 2 are in window mode.

### 16.7.5 COMP Lock Register(COMP\_LOCK)

Address offset : 0x0C

Reset value : 0x0000 0000

31		-	 	 				 				16
	1	I	I		Rese	erved	I			I		'
	1	1	I		1	I		L				
15									3	2	1	0
	1	1	1	Reserved	1	1				CMP3LK	CMP2LK	CMP1LK
										rw	rw	rw

Bit Field	Name	Description
31:3	Reserved	Reserved, the reset value must be maintained
2	CMP3LK	This bit can only be reset then written once by software. If software is set to 1, the
		COMP3_CTRL register will become a read-only register
		0: COMP3_CTRL can be read and written
		1: COMP3_CTRL read only
1	CMP2LK	This bit can only be reset then written once by software. If software is set to 1, the
		COMP2_CTRL register will become a read-only register
		0: COMP2_CTRL can be read and written
		1: COMP2_CTRL read only
0	CMP1LK	This bit can only be reset then written once by software. If software is set to 1, the
		COMP1_CTRL register will become a read-only register
		0: COMP1_CTRL can be read and written
		1: COMP1_CTRL read only

## 16.7.6 COMP1 Control Register (COMP1\_CTRL)

Address offset : 0x10

Reset value : 0x0000 0000



Bit Field	Name	Description			
31:21	Reserved	Reserved, the reset value must be maintained			
20	CLKSEL	COMP1 operating clock selection			
		0: System clock (SYSCLK)			
		1: Low-speed working clock, can work in STOP mode or LPRUN mode.			



Bit Field	Name	Description
19	PWRMD	COMP1 power select
		0: normal mode
		1: Low power mode
18	Reserved	Reserved, the reset value must be maintained
17	OUT	This read-only bit is COMP1 output state.
		0: Output is low
		1: Output is high
16:14	BLKING[2:0]	These bits select which Timer output controls the COMP1 output blanking.
		000: No blanking
		001: TIM1 OC5 selected as blanking source
		010: TIM8 OC5 selected as blanking source
		Other values: reserved
13:12	HYST[1:0]	These bits control the hysteresis level.
		00: No hysteresis
		01: Low hysteresis
		10: Medium hysteresis
		11: High hysteresis
11	POL	This bit is used to invert the COMP1 output.
		0: Output is not inverted
		1: Output is inverted
10:7	OUTTRG[3:0]	These bits select which Timer input must be connected with the COMP1 output.
		0000: Reserved
		0001: TIM1_BKIN
		0010: TIM1_IC1
		0011: TIM1_OCrefclear
		0100: TIM8_IC1
		0101: TIM8_OCrefclear
		0110: TIM3_IC1
		0111: TIM3_OCrefclear
		1000: Reserved
		1001: TIM4_IC1
		1010: TIM4_OCrefclear
		1011: TIM1_BKIN+TIM8_BKIN
		1100: TIM8_BKIN
		1101: LPTIM_ETR
		1110: Reserved
		1111: Reserved
6:4	INPSEL[2:0]	COMP1 Non-inverting input selection
		000: PA1
		001: PA3
		010: PA6
		011: PA7
		100: PA12




Bit Field	Name	Description				
		101: PF7				
		110: VERF2				
		111: VERF1				
		Note: If the window mode is enabled, the selection bits are configured with the				
		WINMDINSEL field of the COMP_WINMODE register.				
3:1	INMSEL[2:0]	COMP1 Inverting input selection				
		000: PA0				
		001: PA4				
		010: PA5				
		011: PF6				
		100: Reserved				
		101: Reserved				
		110: VERF2				
		111: VREF1				
		Note: If the window mode is enabled, the selection bits are configured with the				
		WINMDINSEL field of the COMP_WINMODE register.				
0	EN	This bit switches COMP1 ON/OFF.				
		0: Disable				
		1: Enable				

### 16.7.7 COMP1 Filter Control Register (COMP1\_FILC)

Address offset : 0x14

Reset value : 0x0000 0000



Bit Field	Name	Description				
31:11	Reserved	Reserved, the reset value must be maintained				
10:6	SAMPW[4:0]	Filter sampling window size, sampling window = SAMPW + 1.				
5:1	THRESH[4:0]	The filter threshold is set. At least the sampling threshold of the opposite state in the sample window can change the output state. This value is required to be greater than				
		SAMPW / 2.				
0	FILEN	Filter enable.				
		0: Disable				
		1: Enable				

### 16.7.8 COMP1 Filter Prescaler Register (COMP1\_FILP)

Address offset : 0x18



#### Reset value : 0x0000 0000

31								 					16
	1	ļ	ļ			Rese	rved			I	I		
	1	1	I								I	ı – – 1	
15					 								0
	1	1	I	1						1	1		
						CLKPS	C[15:0]						
	1	1	1	1					1	1	1	ı ı	


rw

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	CLKPSC[15:0]	Low filter sample clock prescale.
		System clock divider = CLK_PRE_CYCLE + 1,
		0: Every cycle
		1: Every 2 cycle
		2: Every 3 cycle

### 16.7.9 COMP2 Control Register (COMP2\_CTRL)

Address offset : 0x20

Reset value : 0x0000 0000



Bit Field	Name	Description
31:19	Reserved	Reserved, the reset value must be maintained
18	WINOUT	Selecting Comparator 2 Output
		0: Normal output of COMP2
		1: Output of the COMP in window mode
		Note: When window mode is enabled, WINOUT must be configured as 1 to use
		window mode properly.
17	OUT	This read-only bit is COMP2 output state.
		0: Output is low
		1: Output is high
16:14	BLKING[2:0]	These bits select which Timer output controls the COMP2 output blanking.
		000: No blanking
		001: TIM1 OC5 selected as blanking source
		010: TIM8 OC5 selected as blanking source
		Other values: reserved
13:12	HYST[1:0]	These bits control the hysteresis level.
		00: No hysteresis



Bit Field	Name	Description
		01: Low hysteresis
		10: Medium hysteresis
		11: High hysteresis
11	POL	This bit is used to invert the COMP2 output.
		0: Output is not inverted
		1: Output is inverted
10:7	OUTTRG[3:0]	These bits select which Timer input must be connected with the COMP2 output.
		0000: Reserved
		0001: TIM1_BKIN
		0010: TIM1_IC1
		0011: TIM1_OCrefclear
		0100: TIM8_IC1
		0101: TIM8_OCrefclear
		0110: TIM3_IC2
		0111: TIM3_OCrefclear
		1000: Reserved
		1001: TIM4_IC2
		1010: TIM4_OCrefclear
		1011: TIM1_BKIN + TIM8_BKIN
		1100: TIM8_BKIN
		1101: LPTIM_ETR
		others: Reserved
6:4	INPSEL[2:0]	COMP2 Non-inverting input selection
		000: PA1
		001: PA9
		010: PB4
		011: PB5
		100: PB6
		101: PB7
		110: VREF2
		111: VREF1
		Note: If the window mode is enabled, the selection bits are configured with the
		WINMDINSEL field of the COMP_WINMODE register.
3:1	INMSEL[2:0]	COMP2 Inverting input selection
		000: PA3
		001: PA4
		010: PA5
		011: PA2
		100: PA8
		101: PB3
		110: VREF2
		111: VREF1
		Note: If the window mode is enabled, the selection bits are configured with the



Bit Field	Name	Description
		WINMDINSEL field of the COMP_WINMODE register.
0	EN	This bit switches COMP2 ON/OFF.
		0: Disable
		1: Enable

## 16.7.10 COMP2 Filter Control Register (COMP2\_FILC)

Address offset : 0x24

Reset value : 0x0000 0000


	T	1	I			I									
	1		I			I				I					
15		-		11	10	-			6	5				1	0
		Reserved	1			S	AMPW[4:0	)]			Т	HRESH[4:	0]		FILEN
							rw					rw			rw

Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained
10:6	SAMPW[4:0]	Filter sampling window size, sampling window = SAMPW + 1.
5:1	THRESH[4:0]	The filter threshold is set. At least the sampling threshold of the opposite state in the sample window can change the output state. This value is required to be greater than
		SAMPW / 2.
0	FILEN	Filter enable.
		0: Disable
		1: Enable

## 16.7.11 COMP2 Filter Prescaler Register (COMP2\_FILP)

Address offset : 0x28

Reset value : 0x0000 0000



Bit Field	Name	Description			
31:16	Reserved	Reserved, the reset value must be maintained			
15:0	CLKPSC[15:0]	Low filter sample clock prescale.			
		System clock divider = CLK_PRE_CYCLE + 1,			
		0: Every cycle			
		1: Every 2 cycle			
		2: Every 3 cycle			



Bit Field	Name	Description

### 16.7.12 COMP3 Control Register (COMP3\_CTRL)

Address offset : 0x30

Reset value : 0x0000 0000

31													18	17	16
	1	1		1	1	Rese	erved	1				1		OUT	BLKING[2]
15	14	13	12	11	10			7	6		4	3		r 1	rw 0
BLKIN	IG[1:0]	HYS	Γ[1:0]	POL		OUTTI	RG[3:0]	1	I	NPSEL[2:0	]	Г	NMSEL[2:0	)]	EN
r	w	r	w	rw		r	w	•		rw			rw		rw

Bit Field	Name	Description
31:18	Reserved	Reserved, the reset value must be maintained
17	OUT	This read-only bit is COMP3 output state.
		0: Output is low
		1: Output is high
16:14	BLKING[2:0]	These bits select which Timer output controls the COMP3 output blanking.
		000: No blanking
		001: TIM1 OC5 selected as blanking source
		010: TIM8 OC5 selected as blanking source
		Other values: reserved
13:12	HYST[1:0]	These bits control the hysteresis level.
		00: No hysteresis
		01: Low hysteresis
		10: Medium hysteresis
		11: High hysteresis
11	POL	This bit is used to invert the COMP3 output.
		0: Output is not inverted
		1: Output is inverted
10:7	OUTTRG[3:0]	These bits select which Timer input must be connected with the COMP3 output.
		0000: Reserved
		0001: TIM1_BKIN
		0010: TIM1_IC1
		0011: TIM1_OCrefclear
		0100: TIM8_IC1
		0101: TIM8_OCrefclear
		0110: TIM3_IC3
		0111: TIM3_OCrefclear
		1000: Reserved
		1001: TIM4_IC3
		1010: TIM4_OCrefclear
		1011: TIM1_BKIN + TIM8_BKIN




Bit Field	Name	Description
		1100: TIM8_BKIN
		1101: LPTIM_ETR
		others: Reserved
6:4	INPSEL[2:0]	COMP3 Non-inverting input selection
		000: PF1
		001: PC7
		010: PA11
		011: PF6
		100: Reserved
		101: Reserved
		110: VREF2
		111: VREF1
3:1	INMSEL[2:0]	COMP3 Inverting input selection
		000: PF0
		001: PC6
		010: PA12
		011: PF7
		100: Reserved
		101: Reserved
		110: VREF2
		111: VREF1
0	EN	This bit switches COMP3 ON/OFF.
		0: Disable
		1: Enable

## 16.7.13 COMP3 Filter Control Register (COMP3\_FILC)

Address offset : 0x34

Reset value : 0x0000 0000



Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained
10:6	SAMPW[4:0]	Filter sampling window size, sampling window = SAMPW + 1.
5:1	THRESH[4:0]	The filter threshold is set. At least the sampling threshold of the opposite state in the
		sample window can change the output state. This value is required to be greater than
		SAMPW / 2.
0	FILEN	Filter enable.
		0: Disable



Bit Field	Name	Description
		1: Enable

### 16.7.14 COMP3 Filter Prescaler Register (COMP3\_FILP)

Address offset : 0x38

Reset value : 0x0000 0000


31										 			 16
							Rese	erved					
	1							1			1	1	
15													0
							CLKPS	C[15:0]					
	rw												

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	CLKPSC[15:0]	Low filter sample clock prescale.
		System clock divider = CLK_PRE_CYCLE + 1,
		0: Every cycle
		1: Every 2 cycle
		2: Every 3 cycle

### 16.7.15 COMP Reference Input Compare Voltage Register (COMP\_INVREF)

Address offset : 0x40

Reset value : 0x0000 0000



Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained
13:8	VREF2SEL[5:0]	Comparator reference input comparison voltage V <sub>REF2</sub> gear selection 0~V <sub>DDA</sub> , a total
		of 64 gears
7	VREF2EN	Comparator reference input compare voltage VREF2 enable
		0: disable
		1: enable
6:1	VREF1SEL[5:0]	Comparator reference input comparison voltage $V_{REF1}$ gear selection $0 \sim V_{DDA}$ , a total
		of 64 gears
0	VREF1EN	Comparator reference input compare voltage VREF1 enable
		0: disable



Bit Field	Name	Description
		1: enable



# 17 I<sup>2</sup>C Interface

## **17.1 Introduction**

The I<sup>2</sup>C(Inter-Integrated Circuit) bus is a widely used bus structure, it has only two bidirectional lines, the data bus SDA and clock bus SCL. All devices compatible with I<sup>2</sup>C bus can communicate directly with each other through I<sup>2</sup>C bus with these two lines.

I<sup>2</sup>C interface connects microcontroller and serial I<sup>2</sup>C bus, which can be used for communication between MCU and external I<sup>2</sup>C devices. It supports standard speed mode and fast mode, with CRC calculation and verification, and supports SMBus (System Management Bus) and PMBus (Power Management Bus), it also provides multi-host function to control all I<sup>2</sup>C bus specific timing, protocol, arbitration. I<sup>2</sup>C interface module also supports DMA mode, which can effectively reduce the burden on the CPU.

## **17.2 Main Features**

- This module can be used as master device or slave device;
- I<sup>2</sup>C master device function:
  - Generate a clock;
  - Generate start and stop signals;
- Function of I<sup>2</sup>C slave device
  - Programmable address detection;
  - The I<sup>2</sup>C interface supports 7-bit or 10-bit addressing and dual-slave address response capability in 7-bit slave mode.
  - Stop bit detection;
- Generate and detect 7-bit/10-bit addresses and broadcast calls;
- Support different communication speeds;
  - Standard speed (up to 100 kHz);
  - Fast (up to 400 kHz);
  - Fast + (up to 1MHz);
- Status flags:
  - Transmitter/receiver mode flag;
  - Byte transmit complete flag;
  - I<sup>2</sup>C bus busy flag;
- Error flags:
  - Arbitration is missing in Master Mode.
  - Acknowledge (ACK) error after address/data transfer;



- Error start or stop condition detected
- Overrun or underrun when disable extend clock function;
- One interrupt vectors:
  - Event interrupt and error interrupt share one interrupt vector
- Optional extend clock function
- DMA of single-byte buffers;
- Generation or verification of configurable PEC(Packet errorchecking)
  - In transmit mode, the PEC value can be transmitted as the last byte
  - PEC error check for the last received byte
- SMBus 2.0 compatible
  - Timeout delay for 25 ms clock low
  - 10 ms accumulates low clock extension time of master device
  - 25 ms accumulates low clock extension time of slave device
  - PEC generation/verification of hardware with ACK control
  - Support address resolution protocol (ARP)
- Compatible with the PMBus
- I<sup>2</sup>C interface supports dual signal level communication, normal level (signal level matches chip V<sub>DD</sub>) and low level (chip V<sub>DD</sub> 3.3V or 5V, signal level 1.8V) two levels can be selected.

Note: not all of the above features are included in all products. Please refer to the relevant data manual to confirm the  $I^2C$  functions supported by the product.

## **17.3 Function Description**

The I<sup>2</sup>C interface is connected to I<sup>2</sup>C bus through data pin (SDA) and clock pin (SCL) to communicate with external devices. It can be connected to standard (up to 100kHz) or fast (up to 400kHz) or fast<sup>+</sup> (up to 1MHz) I<sup>2</sup>C bus. I<sup>2</sup>C module converts data from serial to parallel when receiving, and converts data from parallel to serial when transmitting. It support interrupt mode, users can enable or disable interrupt according to their needs.

### 17.3.1 SDA And SCL Line Control

 $I^2C$  module has two interface lines: serial data line (SDA) and serial clock line (SCL). Devices connected to the bus and exchange information through these two wires. Both SDA and SCL are bidirectional lines, connected to positive power supply through a current source or a pull-up resistor. When the bus is idle, both lines are high level. The output of device which is connected to the bus must have open drain or open collector to provide wired-AND functionality. The data on  $I^2C$  bus can reach 100 kbit/s in standard mode and 1000 kbit/s in fast mode. Since devices of different processors may be connected to the  $I^2C$  bus, the levels of logic '0' and logic '1' are not fixed and depend on the actual level of  $V_{DD}$ .

If the clock stretching is allowed, the SCL line is pulled down to avoided the overload error during reception and the under load error during transmission.



For example, when in the transmission mode, if the transmit data register is empty and the byte transmit end bit is set  $(I2C\_STS1.TXDATE = 1, I2C\_STS1.BSF = 1)$ , the I<sup>2</sup>C interface keeps the clock line low before transmission to wait for the software to read STS1 and write the data into the data register (both buffer and shift register are empty); when in the receive mode, if the data register is not empty and the byte transmitting end bit is set  $(I2C\_STS1.RXDATNE = 1, I2C\_STS1.BSF = 1)$ , the I<sup>2</sup>C interface keeps the clock line low after receiving the data byte, waiting for the software to read STS1, and then read the data register(buffer and shift register are full).

If clock stretching is disable in slave mode, when the receive data register is not empty (I2C\_STS1.RXDATNE = 1) in the receive mode, and the data has not been read before receiving the next byte, an overrun error will be generated and the last word byte will be discarded. In transmit mode, when the transmit data register is empty (I2C\_STS1.TXDATE = 1), no new data is written into the data register before the next byte must be transmitted, an underrun error will be generated. The same byte will be transmitted repeatedly. In this case, duplicate write conflicts are not controlled.

### 17.3.2 Software Communication Process

The data transmission of  $I^2C$  device is divided into master and slave. Master is the device responsible for initializing the transmission of data on the bus and generating clock signal. At this time, any addressed device is a slave. Whether the  $I^2C$  device is a master or a slave, it can transmit or receive data. Therefore, the  $I^2C$  interface supports four operation modes:

- Slave transmitter mode
- Slave receiver mode
- Master transmitter mode
- Master receiver mode

After system reset, I<sup>2</sup>C operats in slave mode by default. The I<sup>2</sup>C interface is configured by software to transmit a start bit on the bus, then the interface automatically switches from the slave mode to the master mode. When arbitration is lost or a stop signal is generated, the interface will switched to the slave mode from the master mode.

The block diagram of I<sup>2</sup>C interface is shown in the figure below.








Figure 17-1 I<sup>2</sup>C Functional Block Diagram

#### Start and stop conditions

All data transfers always start with the start bit and end with the stop bit. The start and stop conditions are generated by software in the master mode. Start bit is a level conversion from high to low on SDA line when SCL is high. Stop bit is a level transition from low to high on SDA line when SCL is high. as shown in the figure below.





#### **Clock synchronization and Arbitration**

The I<sup>2</sup>C module supports multi-master arbitration, which means two masters can transmit I<sup>2</sup>C start operation concurrently when the bus is idle. Therefore, it is necessary to determine which host obtains control of the bus through some mechanisms, usally achieved through clock synchronization and arbitration.

I<sup>2</sup>C module has two key features:

Note: in SMBus mode, SMBALERT is an optional signal. If SMBus is disabled, the signal cannot be used



- SDA and SCL are open-drain configuration, and the signal wire-AND logic is realized through an external pull-up resistor.
- The SDA and SCL pins not only output signals but also detect the voltage levels on the pins simultaneously to verify if they match the previous output. This provides the hardware basis for clock synchronization and bus arbitration.

The  $I^2C$  device on the bus is to output logic 0 by grounding the line. Based on the characteristics of the  $I^2C$  bus, if one device transmits logic 0 and the other transmits logic 1, then only logic 0 is present on the bus, so there is no possibility of level conflicts on the line.

The physical connection of the bus allows the master to read data while writing data to the bus. In this way, when two masters are competing for the bus, the one that transmits logic 0 does not know the occurrence of the competition. Only the one that transmits logic 1 will find the conflict (when writing a logic 1, but read 0) and exit the competition.

#### **Clock synchronization**

The high-to-low switching of the SCL line causes the devices to begin counting their low-level periods, and once the device's clock goes low, it keeps the SCL line in this state until the high-level of the clock is reached. However, if another clock is still in the low period, the low-to-high switch of this clock will not change the state of the SCL line. Therefore, the SCL line is kept low by the device with the longest low-level period. A device with a short low-level period will enter a high-level wait state.

When all related devices have counted their low-level periods, the clock line is released and goes high-level, thereafter the clock of the devices and the state of SCL remain consistent, and all devices will begin counting their high-level periods, the device that completes the high-level period first will pull the SCL line low again.

In this way, the low-level period of the generated synchronous SCL clock is determined by the device with the longest lowlevel clock period, and the high-level period is determined by the device with the shortest high-level clock period.

#### Arbitration

Arbitration, like synchronization, is to resolve bus control conflicts in multiple masters. The arbitration process has nothing to do with the slave. if the two masters both produce a valid start bit when the bus is idle, in this case, it is necessary to decide which master will complete the data transmission. This is the process of arbitration.

Each master controller does not have the priority level of controlling the bus, which is all determined by arbitration. The bus control is determined and carried out bit by bit. They follow the principle of low level first, that is, whoever transmits the low level first will control the bus. During the arbitration of each bit, when SCL is high, each host checks whether its own SDA level is the same as that transmitted by itself. In theory, if the content transmitted by two hosts is exactly the same, then they can successfully transmit without errors. If a host transmits a high level but detects that the SDA line is low, it considers that it has lost arbitration and shuts down its SDA output driver, while the other host continues to complete its own transmission.

#### I<sup>2</sup>C data communication process

Each I<sup>2</sup>C device is identified by a unique address. According to the device function, they can be either a transmitter or a receiver.

The I<sup>2</sup>C host is responsible for generating the start bit and the end bit to start and end a transmission. And is responsible for generating the SCL clock.

The I<sup>2</sup>C module supports 7-bit and 10-bit addresses, and the user can configure the address of the I<sup>2</sup>C slave through software. After the I<sup>2</sup>C slave detects the start bit on the I<sup>2</sup>C bus, it starts to receive the address from the bus, and compares the received



address with its own address. Once the two addresses are matched, the I<sup>2</sup>C slave will transmit an acknowledgement (ACK) and respond to subsequent commands on the bus: transmit or receive the requested data. In addition, if the software opens a broadcast call, the I<sup>2</sup>C slave always transmits a confirmation response to a broadcast address (0x00).

Data and address are transmitted in 8-bit width, with the most significant bit first. The 1 or 2 bytes following the start condition is the address (1 byte in 7-bit mode, 2 bytes in 10-bit mode). The address is only transmitted in master mode. During the 9th clock period after 8 clocks of a byte transmission, the receiver must transmit back an acknowledge bit (ACK) to the transmitter, as shown in the Figure 17-2 I2C Bus Protocol.


Software can enable or disable acknowledgement (ACK), and can set the I<sup>2</sup>C interface address (7-bit, 10-bit address or general call address).

#### I<sup>2</sup>C slave transmission mode

In slave mode, the transmission reception flag bit (I2C\_STS2.TRF) indicates whether it is currently in receiver mode or transmission mode. When transmitting data to I<sup>2</sup>C bus in transmission mode, the software should follow the following steps:

- 1. First, enable I<sup>2</sup>C peripheral clock and configure the clock related register in I2C\_CTRL1, ensuring the correct I<sup>2</sup>C timing. After these two steps are completed, I<sup>2</sup>C runs in slave mode, waiting for receiving start bit and address.
- 2. I<sup>2</sup>C slave receives a start bit first, and then receives a matching 7-bit or 10-bit address. I<sup>2</sup>C hardware will set the I2C\_STS1.ADDRF(received address and matched its own address). The software should monitor this bit regularly or have an interrupt to monitor this bit. After this bit is set, the software reads I2C\_STS1 register and then read I2C\_STS2 register to clear the I2C\_STS1.ADDRF bit. If the address is in 10 bit format, the I<sup>2</sup>C master should generate a START and transmit an address header to the I<sup>2</sup>C bus. After detecting START and the following address header, the slave will continue to set I2C\_STS1.ADDRF bit. The software continues to read I2C\_STS1 register and read I2C\_STS2 register to clear the I2C\_STS1.ADDRF bit. The software continues to read I2C\_STS1 register and read I2C\_STS2 register to clear the I2C\_STS1.ADDRF bit. The software continues to read I2C\_STS1 register and read I2C\_STS2 register to clear the I2C\_STS1.ADDRF bit. The software continues to read I2C\_STS1 register and read I2C\_STS2 register to clear the I2C\_STS1.ADDRF bit. The software continues to read I2C\_STS1 register and read I2C\_STS2 register to clear the I2C\_STS1.ADDRF bit a second time.
- 3. I<sup>2</sup>C enters the data transmitting state, and now shift register and data register I2C\_DAT are all empty, so the hardware will set the I2C\_STS1.TXDATE(transmit data empty). At this time, the software can write the first byte data to I2C\_DAT register, however, because the byte of the I2C\_DAT register is immediately moved into the internal shift register, the I2C\_STS1.TXDATE bit is not cleared to zero. When the shift register is not empty, I<sup>2</sup>C starts to transmit data to I<sup>2</sup>C bus.
- 4. During the transmission of the first byte, the software writes the second byte to I2C\_DAT, neither the I2C\_DAT register nor the shift register is empty. The I2C\_STS1.TXDATE bit is cleared to 0.
- 5. After the first byte is transmitted, I2C\_STS1.TXDATE is set again, and the software writes the third byte to I2C\_DAT, the same time, the I2C\_STS1.TXDATE bit is cleared.After that, as long as there is still data to be transmitted and I2C\_STS1.TXDATE is set to 1, the software can write a byte to I2C\_DAT register.
- 6. During the transmission of the penultimate byte, the software writes the last data to the I2C\_DAT register to clear the I2C\_STS1.TXDATE flag bit, and then the I2C\_STS1.TXDATE status is no longer concerned. The I2C\_STS1.TXDATE bit is set after the penultimate byte is transmitted until the stop end bit is detected.
- 7. According to the I<sup>2</sup>C protocol, the I<sup>2</sup>C master will not transmit a ACK to the last byte received. Therefore, after the last byte is transmitted, the I2C\_STS1.ACKFAIL bit (acknowledge fail) of the I<sup>2</sup>C slave will be set to notify the end of transmission to the software. The software writes 0 to the I2C\_STS1.ACKFAIL bit to clear this bit.





#### Figure 17-3 Slave Transmitter Transfer Sequence Diagram

Instructions:

- EV1: I2C\_STS1.ADDRF = 1, read STS1 and then read STS2 to clear the event.
- EV3-1: I2C\_STS1.TXDATE=1, shift register is empty, data register is empty, write DAT.
- EV3: I2C\_STS1.TXDATE=1, shift register is not empty, data register is empty, write DAT will clear the event.
- EV3-2: I2C\_STS1.ACKFAIL=1, ACKFAIL bit of STS1 register write "0" to clear the event.

#### Notes:

- (1) EV1 and EV3\_1 event prolongs the low SCL time until the end of the corresponding software sequence.
- (2) The software sequence of EV3 must be completed before the end of the current byte transfer.

#### I<sup>2</sup>C slave receiving mode


When receiving data in slave mode, the software should follow these steps:

- 1. First, enable I<sup>2</sup>C peripheral clock and configure the clock related register in I2C\_CTRL1 ensuring the correct I<sup>2</sup>C timing. After these two steps are completed, I<sup>2</sup>C runs in slave mode, waiting for receiving start bit and address.
- 2. After receiving the START condition and the matched 7-bit or 10-bit address, I<sup>2</sup>C hardware will set I2C\_STS1.ADDRF bit(the address received and matched with its own address) to 1. This bit should be detected by software polling or interrupt. After it is found that it is set, the software clears the I2C\_STS1.ADDRF bit by first reading I2C\_STS1 register and then reading the I2C\_STS2 register. Once the I2C\_STS1.ADDRF bit is cleared, the I<sup>2</sup>C slave starts to receive data from the I<sup>2</sup>C bus.
- 3. When the first byte is received, the I2C\_STS1.RXDATNE bit (the received data is not empty) is set to 1 by hardware. If the I2C\_CTRL2.EVTINTEN and I2C\_CTRL2.BUFINTEN bits are set, an interrupt is generated. The software should check this bit by polling or interrupt. Once it is found that it is set, the software can read the first byte of I2C\_DAT register, and then the I2C\_STS1.RXDATNE bit is cleared to 0. Note that if the I2C\_CTRL1.ACKEN bit is set, the slave should generate a response pulse after receiving a byte.
- 4. At any time, as long as the I2C\_STS1.RXDATNE bit is set to 1, the software can read a byte from the I2C\_DAT



register. When the last byte is received, I2C\_STS1.RXDATNE is set to 1 and the software reads the last byte.

5. When the slave detects the STOP bit on I2C bus, set I2C\_STS1.STOPF to 1, and if the I2C\_CTRL2.EVTINTEN bit is set, an interrupt will be generated. The software clears the I2C\_STS1.STOPF bit by first reading the I2C\_STS1 register and then writing the I2C\_CTRL1 register (refer to EV4 in the following figure).



#### Figure 17-4 Slave Receiver Transfer Sequence Diagram

Instructions:

- EV1: I2C\_STS1.ADDRF = 1, read STS1 and then read STS2 to clear the event.
- EV2: I2C\_STS1.RXDATNE =1, reading DAT will clear this event.
- EV4: I2C\_STS1.STOPF=1, reading STS1 and then writing the CTRL1 register will clear this event.

#### Notes:

- (1) EV1 event prolongs the time when SCL is low until the end of the corresponding software sequence.
- (2) The software sequence of EV2 must be completed before the end of the current byte transmission.

#### I<sup>2</sup>C master transmission mode

In the master mode, the  $I^2C$  interface starts data transmission and generates a clock signal. Serial data transmission always starts with a start condition and ends with a stop condition. When the START condition is generated on the bus through the start bit, the device enters the master mode.

When transmitting data to I<sup>2</sup>C bus in master mode, the software should operate as follows:

- First, enable the I<sup>2</sup>C peripheral clock, and configure the clock-related registers in I2C\_CTRL1 to ensure the correct I<sup>2</sup>C timing. When these two steps are completed, I<sup>2</sup>C runs in the slave mode by default, waiting for receiving the start bit and address.
- 2. When BUSY=0, I2C\_CTRL1.STARTGEN bit set to 1, and the I<sup>2</sup>C interface will generate a start condition and switch to the master mode (I2C\_STS2.MSMODE=1).
- 3. Once the start condition is transmitted, I<sup>2</sup>C hardware will set I2C\_STS1.STARTBF bit(START bit flag)and then enters



the master mode. If the I2C\_CTRL2.EVTINTEN bit is set, an interrupt will be generated. Then the software reads the I2C\_STS1 register and then writes a 7-bit address bit or a 10-bit address bit with an address header to the I2C\_DAT register, in order to clear the I2C\_STS1.STARTBF bit. After the I2C\_STS1.STARTBF bit is cleared to 0, I<sup>2</sup>C starts transmitting addresses or address headers to I<sup>2</sup>C bus.

In 10-bit address mode, transmitting a header sequence will generate the following events:

- I2C\_STS1.ADDR10F bit is set by hardware, and if I2C\_CTRL2.EVTINTEN bit is set, an interrupt is generated. Then the master reads the STS1 register, and then writes the second address byte into the DAT register.
- I2C\_STS1.ADDRF bit is set by hardware, and if I2C\_CTRL2.EVTINTEN bit is set, an interrupt is generated. Then the master reads the STS1 register, followed by reading the STS2 register.

Note: In the transmitter mode, the master device first transmits the header byte (11110xx0) and then transmits the lower 8 bits of the slave address. (where xx represents the highest 2 bits of the 10-bit address).

In the 7-bit address mode, only one address byte needs to be transmitted out. Once the address byte is transmitted out:


 I2C\_STS1.ADDRF bit is set by hardware, and if I2C\_CTRL2.EVTINTEN bit is set, an interrupt is generated. Then the master device waits for reading the STS1 register once, followed by reading the STS2 register.

Note: in the transmitter mode, when the master transmits the slave address, set the lowest bit to "0".

*Note: In the 7-bit address mode, do not configure the slave address as 0xF0 to prevent inadvertent hardware setting of the I2C STS1.ADDR10F bit.* 

- 4. After the 7-bit or 10-bit address bit is transmitted, the I<sup>2</sup>C hardware sets the I2C\_STS1.ADDRF bit (address has been transmitted) to 1, if the I2C\_CTRL2.EVTINTEN bit is set, an interrupt is generated, and the software is cleared by first reading the I2C\_STS1 register and then reading the I2C\_STS1 register I2C\_STS1.ADDRF.
- 5. I<sup>2</sup>C enters the data transmission state. Because the shift register and the data register (I2C\_DAT) are empty, the hardware sets the I2C\_STS1.TXDATE bit (transmission data empty) to 1, and then the software writes the first byte of data to the I2C\_DAT register, but because the byte written into the I2C\_DAT register is immediately moved into the internal shift register, the I2C\_STS1.TXDATE bit will not be cleared at this time. Once the shift register is not empty, I<sup>2</sup>C starts transmitting data to the bus.
- 6. During the transmission of the first byte, the software writes the second byte to I2C\_DAT, and I2C\_STS1.TXDATE is cleared at this time. At any time, as long as there is data waiting to be transmitted and the I2C\_STS1.TXDATE bit is set to 1, the software can write a byte to the I2C\_DAT register.
- 7. In the process of transmitting the penultimate byte, the software writes the last byte of data to I2C\_DAT to clear the I2C\_STS1.TXDATE flag bit. After that, there is no need to care about the status of the I2C\_STS1.TXDATE bit. The I2C\_STS1.TXDATE bit will be set after the penultimate byte is transmitted, and will be cleared when the stop bit (STOP) is transmitted.
- 8. After the last byte is transmitted, because the shift register and the I2C\_DAT register are empty at this time, the I<sup>2</sup>C host sets the I2C\_STS1.BSF bit (byte transmission end), and the I<sup>2</sup>C interface will keep SCL low before clearing the I2C\_STS1.BSF bit. After reading I2C\_STS1, writing to the I2C\_DAT register will clear the I2C\_STS1.BSF bit. The software sets the I2C\_CTRL1.STOPGEN bit at this time to generate a stop condition, and then the I<sup>2</sup>C interface will automatically return to the slave mode (I2C\_STS2.MSMODE bit is cleared).





#### Figure 17-5 Master Transmitter Transfer Sequence Diagram

Instructions:

- EV5: I2C\_STS1.STARTBF = 1, read STS1 and then write the address to the DAT register will clear the event.
- EV6: I2C\_STS1.ADDRF = 1, read STS1 and then STS2 to clear the event.
- EV8\_1: I2C\_STS1.TXDATE = 1, shift register is empty, data register is empty, write DAT register.
- EV8\_2: I2C\_STS1.TXDATE = 1, shift register is not empty, data register is empty, write to DAT register will clear the event.
- EV8\_2: I2C\_STS1.TXDATE = 1, I2C\_STS1.BSF = 1, request to set stop bit. These two events are cleared by the hardware when a stop condition is generated.
- EV9: I2C\_STS1.ADDR10F = 1, read STS1 and then write to DAT register to clear the event.

#### Notes:

- (1) EV5, EV6, EV9, EV8\_1 and EV8\_2 event prolonged the low SCL time until the end of the corresponding software sequence.
- (2) The software sequence of EV8 must be completed before the end of the current byte transfer.
- (3) When I2C\_STS1.TXDATE or I2C\_STS1.BSF bit is set, stop condition should be arranged when EV8\_2 occurs.

#### I2C master receiving mode

In master mode, software receiving data from I<sup>2</sup>C bus should follow the following steps:

- 1. First, enable the I<sup>2</sup>C peripheral clock and configure the clock-related registers in I2C\_CTRL1, in order to ensure that the correct I<sup>2</sup>C timing is output. After enabling and configuring, I2C runs in slave mode by default, waiting to receive the start bit and address.
- 2. When BUSY=0, set the I2C\_CTRL.STARTGEN bit, and the I<sup>2</sup>C interface will generate a start condition and switch to the master mode (I2C\_STS2.MSMODE bit is set to 1).
- 3. Once the start condition is transmitted, the I<sup>2</sup>C hardware sets I2C\_STS1.STARTBF(start bit flag) and enters the host



mode. If the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. Then the software reads the I2C\_STS1 register and then writes a 7-bits address or a 10-bits address with an address header to the I2C\_DAT register, in order to clear the I2C\_STS1.STARTBF bit. After the I2C\_STS1.STARTBF bit is cleared to 0, I<sup>2</sup>C begins to transmit the address or address header to the I<sup>2</sup>C bus.

In 10-bits address mode, transmitting a header sequence will generate the following events:

- The I2C\_STS1.ADDR10F bit is set to 1 by hardware, and if the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. Then the master device reads the STS1 register, and then writes the second byte of address into the DAT register.
- The I2C\_STS1.ADDRF bit is set to 1 by hardware, and if the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. Then the master device reads the STS1 register and read STS2 register.

Note: In the receiver mode, the master device sends the header byte (11110xx0) firstly, then sends the lower 8 bits of the slave address, and then resends a start condition followed by the header byte (11110xx1) (where xx represents the highest 2 digits of the 10-bits address).

In the 7-bits address mode, only one address byte needs to be sent, once the address byte is sent:

 The I2C\_STS1.ADDRF bit is set to 1 by hardware, and if the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. Then the master device waits to read the STS1 register, and then reads the STS2 register.


Note: In the receiving mode, the master device sets the lowest bit as '1' when transmitting the slave address.

- 4. After the 7-bits or 10-bits address is sent, the I<sup>2</sup>C hardware sets the I2C\_STS1.ADDRF bit (address has been sent) to 1. If the I2C\_CTRL2.EVTINTEN bit is set to 1, an interrupt will be generated. The software clears the I2C\_STS1.ADDRF bit by first reading the I2C\_STS1 register and then reading the I2C\_STS2 register. If in the 10bit address mode, software should set the I2C\_CTRL1.STARTGEN bit again to regenerate a START. After the START is generated, the I2C\_STS1.STARTBF bit will be set. The software should clear the I2C\_STS1.STARTBF bit by reading I2C\_STS1 firstly and then writing the address header to I2C\_DAT, and then the address header is sent to the I<sup>2</sup>C bus, I2C\_STS1.ADDRF is set to 1 again. The software should clear the I2C\_STS1.ADDRF bit again by reading I2C\_STS1 firstly and then reading I2C\_STS2.
- 5. After transmitting the address and clearing the I2C\_STS1.ADDRF bit, the I<sup>2</sup>C interface enters the host receiving mode. In this mode, the I<sup>2</sup>C interface receives data bytes from the SDA line and transmits them to the DAT register through the internal shift register. Once the first byte is received, the hardware will set the I2C\_STS1.RXDATNE bit (not empty flag bit of received data) to 1, and if the I2C\_CTRL1.ACKEN bit is set to 1, an acknowledge pulse will be sent. At this time, the software can read the first byte from the I2C\_DAT register, and then the I2C\_STS1.RXDATNE bit is cleared to 0. After that, as long as I2C\_STS1.RXDATNE is set to 1, the software can read a byte from the I2C\_DAT register.
- 6. The master device transmits a NACK after receiving the last byte from the slave device. After receiving the NACK, the slave device releases the control of SCL and SDA lines; the master device can transmit a stop/restart condition. In order to generate a NACK pulse after receiving the last byte, the software should clear the I2C\_CTRL1.ACKEN bit immediately after receiving the penultimate byte (N-1). In order to generate a stop/restart condition, the software must set the I2C\_CTRL1.STOPGEN bit or I2C\_CTRL1.STARTGEN to 1 after reading the penultimate data byte. This process needs to be completed before the last byte is received to ensure that the NACK is sent for the last byte.
- After the last byte is received, the I2C\_STS1.RXDATNE bit is set to 1, and the software can read the last byte. Since I2C\_CTRL1.ACKEN has been cleared to 0 in the previous step, I2C no longer transmits ACK for the last byte, and generates a STOP bit after the last byte is sent.

Note: The above steps require the number of bytes N>1. If N=1, step 6 should be executed after step 4, and it needs to be



completed before the reception of byte is completed.



#### Figure 17-6 Master Receiver Transfer Sequence Diagram

Instructions:

- EV5: I2C\_STS1.STARTBF=1, reading STS1 and then writing the address into the DAT register will clear this event.
- EV6: I2C\_STS1.ADDRF=1, reading STS1 and then reading STS2 will clear this event. In the 10-bits master receiving mode, the I2C\_CTRL1.STARTGEN should be set to 1 after this event.
- EV6\_1: There is no corresponding event flag, only suitable for receiving 1 byte. Just after EV6 (that is after clearing I2C\_STS1.ADDRF), the generation bits for acknowledge and stop condition should be cleared.
- EV7: I2C\_STS1.RXDATNE=1, read the DAT register to clear this event.
- EV7\_1: I2C\_STS1.RXDATNE =1, read the DAT register to clear this event. Set I2C\_CTRL1.ACKEN=0 and I2C\_CTRL1.STOPGEN=1.
- EV9: I2C\_STS1.ADDR10F=1, reading STS1 and then writing to the DAT register will clear this event.

Notes:

- (1) If a single byte is received, it is NA.
- (2) EV5, EV6, and EV9 events stretch the low level of SCL until the corresponding software sequence ends.
- (3) The EV7 software sequence shall be completed before the end of the current byte transmission.
- (4) The software sequence of EV6 1 or EV7 1 shall be completed before the ACK pulse of the current transmission byte.

### 17.3.3 Error Conditions Description

I2C errors mainly include bus error, acknowledge error, arbitration loss, overload\underload error. These errors may cause communication failure.

#### Acknowledge Failure(ACKFAIL)

The interface have a acknowledge bit is detected that does not match the expectation, it will occurs acknowledge fail error, I2C STS1.ACKFAIL bit is set. An interrupt is generated when I2C CTRL2.ERRINTEN bit is set to 1.

When transmitter receives a NACK, The communication must be reset: Device in slave mode, hardware release the bus; Device in master mode, it must generate a stop condition from software.



#### **Bus Error (BUSERR)**

when address or data is being transmitted, I<sup>2</sup>C interface receive external stop or start condition, it will generated a bus error and I2C\_STS1. BUSERR bit is set. An interrupt is generated when I2C\_CTRL2.ERRINTEN bit is set to 1.

I<sup>2</sup>C device as master, the hardware does not release bus, at the same time it does not affect the current status of transfer. The current transfer will be determined by software whether suspend.

I<sup>2</sup>C device as slave, when data is discarded in transmission and the bus releases by hardware, it will have two situation: If an error start condition is detected, the slave device considers a restart condition and waits for an address or a stop condition. If an error stop condition is detected, the slave device operates as a normal stop condition and the hardware releases the bus.

#### **Arbitration Lost (ARLOST)**

The interface has arbitration lost is detected, hardware release the bus, it will generate an arbitration lost error, I2C\_STS1.ARLOST bit is set. An interrupt is generated when I2C\_CTRL2.ERRINTEN bit is set to 1.

I<sup>2</sup>C interface will go to slave mode automatically(I2C\_STS2.MSMODE bit is cleared). When the I<sup>2</sup>C interface lost the arbitration, it can not respond to its slave address in the same communication, but it can respond when the master wins the bus retransmits a start signal.

#### **Overrun/Underrun Error (OVERRUN)**

In slave mode, if clock stretching is disabled, overrun/underrun Errors can easily occur:

When I<sup>2</sup>C interface is receiving data (I2C\_STS1.RXDATNE=1, data have received in register), and I2C\_DAT register still has previous byte which has not been read, it will generates an overrun error. In this situation, the last received data is discarded. And software should clear I2C\_STS1.RXDATNE bit, transmitter retransmit last byte.

When I<sup>2</sup>C interface is transmitting data (I2C\_STS1.TXDATE=1, new data has not transmitting to register), and I2C\_DAT register still empty, it will generate an underrun error. In this situation, the previous byte in the I2C\_DAT register is senting repeatedly. And User make sure that in the event of an underrun error, the receiver discard repeatedly byte, and transmitter should update the I2C\_DAT register at the specified time according to the I<sup>2</sup>C bus standard.

In transmitting the first byte, I2C\_DAT register must be written after I2C\_STS1.ADDRF bit is cleared and before the first SCL rising edge. If cannot make sure do that, the first byte should be discard by receiver.

### 17.3.4 DMA Application

The I<sup>2</sup>C can generate a DMA requests when transfer data register empty or full. DMA can write data to I<sup>2</sup>C or read data from I<sup>2</sup>C reduce the CPU overload.

DMA requests must be responded before the current byte transfer ends. If the data transfers set by the corresponding DMA channel is completed, DMA will transmit EOT(End Of Transmission) to I<sup>2</sup>C, and generates a interrupt when enable interrupt bit.

In the master transmit mode, in EOT interrupt handler, DMA request need to be disbale, and set stop condition after waiting for I2C STS1.BSF event.

In the master receive mode, when the number of data to be received is greater than or equal to 2, DMA will transmit a hardware signal EOT\_1 in DMA transmission(byte number-1). If the I2C\_CTRL2.DMALAST bit is set, the hardware will automatically transmit a NACK after transmitting the next byte following EOT\_1. The user can set a stop condition in the interrupt handler after the DMA transfer is completed if interrupt is allowed.



#### Transmit process

DMA mode is enabled by setting the I2C\_CTRL2.DMAEN bit. When I2C\_STS1.TXDATE bit is set, the data will be loaded into the I2C\_DAT from a preset memory block by DMA. Configure the DMA channel for I<sup>2</sup>C transmission, (x is the channel number) the following steps must be opreate:

- 1. In the DMA\_PADDRx register set the I2C\_DAT register address. Data will be send to this address from memory in every I2C\_STS1.TXDATE event.
- 2. In the DMA\_MADDRx register set the memory address. Data will transmit to I2C\_DAT from memory in every I2C\_STS1.TXDATE event.
- 3. In the DMA\_TXNUMx register set the number of byte need to be transferred. In every I2C\_STS1.TXDATE event this number-1 until 0.
- 4. In the DMA\_CHCFGx register set PRIOLVL[1:0] bit to configure the priority of channel.
- 5. In the DMA\_CHCFGx register set DIR bit to configure when generate an interrupt whether send a half data or all completed.
- 6. In the DMA\_CHCFGx register set CHEN bit to enable transfer channel.
- 7. When DMA transfer data is done, DMA need send a EOT/EOT\_1 signal to I<sup>2</sup>C indicate this transfer is done. If interrupt is enable, DMA generate a interrupt.

*Note: if DMA is used for transmission, do not set I^2C\\_CTRL2.BUFINTEN bit.* 

#### **Receive process**

DMA mode is enabled by setting I2C\_CTRL2.DMAEN bit. When data byte is received, DMA will transmit I<sup>2</sup>C data to memory block, set DMA channel for I<sup>2</sup>C reception. The following steps must be opreate:

- 1. In DMA\_PADDRx register set the address of the I2C\_DAT register. In every I2C\_STS1.RXDATEN event, data will transmit from address to memory block.
- In DMA\_MADDRx register set the memory block address. In every I2C\_STS1.RXDATEN event,data will transmit from I2C\_DAT register to memory block.
- 3. In DMA\_TXNUMx register set the number of data need to be transferred. In every I2C\_STS1.RXDATEN event the number-1 until 0.
- 4. In DMA\_CHCFGx register set PRIOLVL[0:1] to configure the priority of channel.
- 5. In DMA\_CHCFGx register clear DIR to configure when generate a interrupt request whether received half data or all data is received.
- 6. In the DMA\_CHCFGx register set CHEN bit to activate the channle.
- When DMA tansfer data is done, DMA need to transmit EOT/EOT\_1 signal to I<sup>2</sup>C indicate this transfer is done, if interrupt is enbale, DMA generate a interrupt.

*Note: If DMA is used for receiving, do not set I2C\_CTRL2.BUFINTEN bit.* 

### 17.3.5 Packet Error Check

Enabling the PEC function by setting the I2C\_CTRL1.PECEN bit to 1. PEC uses CRC-8 algorithm to calculate all information bytes including address and read/write bits. it can improve the reliability of communication. The CRC-8



polynomial used by the PEC calculator is  $C(x) = x^8 + x^2 + x + 1$ .

In transmit mode, software sets I2C\_CTRL1.PEC transfer bit in the last I2C\_STS1.TXDATE event, then PEC will be transferred in the last byte. In receive mode, software sets I2C\_CTRL1.PEC transfer bit after the last I2C\_STS1.RXDATNE event, then receives the PEC byte and compares the received PEC byte to the internally calculated PEC value. If it is not equal to the internally calculated PEC value, the receiver needs to transmit a NACK. If it is in master receiver mode, NACK will be sent after PEC regardless of the calculated result. It should pay attention that I2C\_CTRL1.PEC bit has to be set before receiving the ACK pulse of the current byte.

If both DMA and PEC calculator are activated, I<sup>2</sup>C will automatically transmit or check the PEC value.

In transmit mode, when I<sup>2</sup>C interface receives EOT signal from DMA controller, it will automatically transmit PEC following the last byte. In receive mode, when I<sup>2</sup>C interface receives an EOT\_1 signal from DMA, it will automatically consider the next byte as PEC and compare it with the internally calculated PEC. It will generate a DMA request after receiving PEC.

To allow intermediate PEC transmission, I2C\_CTRL2.DMALAST bit is used to determine whether it is the last DMA transfer. And if it does the last DMA request of the master receiver, NACK will be sent automatically after receiving the last byte.

When arbitration is lost, PEC calculation is invalid.

### 17.3.6 Smbus

#### Introduction

The system management bus (SMBus or SMB) is a simple single-ended two-wire bus structure. Using SMBus can communicate with other devices or other parts of the system. SMBus is a derivate of the I<sup>2</sup>C bus and provides a control bus for system and power management related tasks. If you want browse more information, please refer to the SMBus specification v2.0(<u>http://smbus.org/specs/</u>).

SMBus have three types of device standard.

- Master: device transmits commands, generates clocks and stops transmissions;
- Slave: device receives and responds to commands;
- Host: a system have only one host. it provides a master interface with system CPU. host has master-slave capabilities, it supports SMBus alert protocol.

Similarities between SMBus and I<sup>2</sup>C:

- Both bus protocols contain of 2 wires (a clock wire SCL and a data wire SDA), with an optional SMBus alert wire.
- The data format is similar. SMBus data format is similar to 7-bit address format of  $I^2C$ (refer to Figure 17-2).
- Both are master-slave communication modes, and the master device provides the clock.
- Both support multi master

Differences between SMBus and I<sup>2</sup>C:

SMBus	l <sup>2</sup> C
Maximum transmission speed 100kHz	Maximum transmission speed 1MHz
Minimum transmission speed 10kHz	No minimum transmission speed
Low clock timeout 35ms	No clock timeout



SMBus	l <sup>2</sup> C
Fixed logic level	V <sub>DD</sub> determined logic level
Different address types (reserved, dynamic, etc.)	7-bit, 10-bit, and broadcast call slave address
	types
Different bus protocols (quick command, call handling,	No bus protocol
etc.)	

#### **SMBus usage**

SMBus uses the system management bus to realize lightweight communication requirements. Generally, SMBus is commonly used on the computer motherboard. It is mainly used to transmit ON/OFF instructions for power unit and provide a control bus for system and power management.

#### **Device identification**

In SMBus, any device as a slave device only has a address, named slave address.

To distribute address for each devices, it must have a unique device identifier(UDID) to distinguish devices.

#### **Bus protocol**

SMBus technical specification includes eight bus protocols. For detailed information and address types regarding SMBus, please refer to the SMBus specification v2.0(<u>http://smbus.org/specs/</u>). User can devicmine what protocols are implemented.

Every packet through the SMBus complies with the SMBus protocol predefined format. SMBus is a subset of the data transfer format of I<sup>2</sup>C specification. As long as an I<sup>2</sup>C device can be accessed through one of the SMBus protocols, it is considered to be SMBus compliant.

Note: SMBus does not support quick command protocol.

#### Address resolution protocol (ARP)

The SMBus resolves address conflicts by dynamically assigning a new unique address to each slave device. This is the address resolution protocol(ARP).

Any master device can connected bus to access all devices.

SMBus physical layer arbitration is used to distribute addresses. When device power on, the device's distribute address is not change, the protocol allows address retain when device power off.

When address is distributed, there is no extra SMBus packaging cost(the cost time that access distribute address device and access fixed address device is same).

#### **Timeout function**

SMBus has a timeout feature: if it has taken too long time during the communication, it automatically resets the device. This is the reason why SMBus has a minimum transmission rate limitation to prevent the bus from locking up for a long time after the timeout occurs. I<sup>2</sup>C bus is essentially a "DC" bus, that is to say, if the slave is executing some subroutines and cannot respond in time while the master is accessing the slave, it can hold the clock. That can remind the host that the slave is busy but does not want to give up the current communication. This session can continue after the current task of the slave is over. I<sup>2</sup>c doesn't have a maximum limitation for the delay, but it is limited to 35ms in the SMBus system. According to the SMBus protocol, if a session takes too long, it means something is wrong with the bus, and all devices should be reset to eliminate this state. Like this, the slave device is not allowed to pull the clock down for too long. I2C\_STS1.TIMOUT bit indicates the status of this feature.



#### SMBus alter mode

SMBus offers a optional interrupt signal SMBALERT(like SCL and SDA, is a wire-AND signal) that devices uses to extend their control capabilities at expense of a pin. SMBus broadcast call address often combine with SMBALERT. There are 2 bytes message about SMBus.

A device which only has slave function can set I2C\_CTRL1.SMBALERT bit to indicate it want to communicate with host. The host handles the interrupt and accesses all SMBALERT devices through the ARA (Alert Response Address, address value 0001100x). Only those devices that pull SMBALERT low can respond to ARA. This state is identified by the I2C\_STS1.SMBALERT. The 7-bit device address provided from the transmitting device is placed on the 7 most significant bits of the byte, the eighth bit can be either '0' or '1'.

When more than one device's SMBALERT is low, the highest priority(The smaller the address, the higher the priority) can win bus communication through the standard arbitration during address transmission. If confirming the slave address, device's SMBALERT is no longer pulled low. If message transmitted completely, device's SMBALERT still is low, it mean host will read ARA again. The host can periodically access the ARA when the SMBALERT signal is not used.

#### **SMBus communication process**

The communication process on SMBus is similar to that on I2C.To use the SMBus mode, you need to configure SMBus specific registers in the program, respon to SMBus specific flag, and implement the upper-layer protocols described in the SMBus manual.

- At first, set I2C\_CTRL1.SMBMODE bit, and configure I2C\_CTRL1.SMBTYPE bit and I2C\_CTRL1.ARPEN bit according to the application requirements. If I2C\_CTRL1.ARPEN=1 and I2C\_CTRL1.SMBTYPE=0, use the default address of the SMB device. If I2C\_CTRL1.ARPEN=1 and I2C\_CTRL1.SMBTYPE=1, use the SMB master header field.
- To support ARP (I2C\_CTRL1.ARPEN=1), in SMBus host mode (I2C\_CTRL1.SMBTYPE=1), software needs to respond to the I2C\_STS2.SMBHADDR bit (in SMBus slave mode, respond to I2C\_STS2.SMBDADDR bit) and implement the functions according to the ARP protocol.
- 3. To support the SMBus alert mode, software should respond to the I2C\_STS1.SMBALERT bit and implement the corresponding functions.

## 17.4 Debug Mode

When the microcontroller enters the debug mode (Cortex<sup>®</sup>-M0 core is in the stop state), configure the DBG\_CTRL. I2CxTIMOUT bit in the PWR module, select SMBUS timeout to continue normal operate or stop. Refer to section 3.3.2 for details.

## **17.5 Interrupt Request**

All I<sup>2</sup>C interrupt requests are listed in the following table.

Interrupt Function	Interrupt Event	Event Flag	Set Control Bit
	Start bit sent (master)	STARTBF	
I2C global interrupt	Address sent (master) or address matched (slave)	ADDRF	EVTINTEN

#### Table 17-2 I<sup>2</sup>C Interrupt Request





Interrupt Function	Interrupt Event	Event Flag	Set Control Bit
	10-bit header sent (master)	ADDR10F	
	Received stop (slave)	STOPF	
	Data byte transfer completed.	BSF	
	Receive buffer is not empty.	RXDATNE	
	Transmit buffer is empty.	TXDATE	- EVTINTEN and BUFINTEN
	Bus error	BUSERR	
	Lost arbitration (master)	ARLOST	
	Acknowledge fail	ACKFAIL	
	Overrun/underrun	OVERRUN	ERRINTEN
	PEC error	PECERR	
	Timeout /Tlow error	TIMOUT	
	SMBus Alert	SMBALERT	7

Notes:

- (1) STARTBF, ADDRF, ADDR10F, STOPF, BSF, RXDATNE and TXDATE are merged into a interrupt channel through logical OR.
- (2) BUSERR, ARLOST, ACKFAIL, OVERRUN, PECERR, TIMEOUT and SMBALERT are merged into a interrupt channel through logical OR.
- (3) Event interrupts and error interrupts are logically ORed into the global interrupt channel.

## 17.6 I<sup>2</sup>C Registers

All register operations must be performed in half word (16 bits) or word (32 bits)

### 17.6.1 I<sup>2</sup>C Register Overview

### Table 17-3 I<sup>2</sup>C Register Overview

Offset	Register	31	30	29	28	27	76	25 25	24	ć	23	21	20	19	18	17	16	15	14	13	12	11	10	6	×	7	6	5	4	3	2	1	0
000h	I2C_CTRL1		<u>.</u>	<u> </u>	<u>.</u>	<u>.</u>			Rese	erve	red	<u>.</u>			<u> </u>			SWRESET	Reserved	SMBALERT	PEC	ACKPOS	ACKEN	STOPGEN	STARTGEN	NOEXTEND	GCEN	PECEN	ARPEN	SMBTYPE	Reserved	SMBMODE	EN
	Reset Value																	0		0	0	0	0	0	0	0	0	0	0	0		0	0
004h	I2C_CTRL2										Reserv	ed						<u>.</u>	<u> </u>		DMALAST	DMAEN	BUFINTEN	EVTINTEN	ERRINTEN	-	Reserved		CLI	KFRE	Q[5:0	]	
	Reset Value																				0	0	0	0	0			0	0	0	0	0	0
008h	I2C_OADDR1								Rese	erve	red							ADDRMODE	Reserved		Rese	erved						AD	DR[7	:1]			ADDR0
	Reset Value																	0						0	0	0	0	0	0	0	0	0	0
00Ch	I2C_OADDR2												Re	eserved														AD	DR2[1	7:1]			DUALEN
	Reset Value																									0	0	0	0	0	0	0	0
010h	I2C_DAT		Reserved															D	ATA	[7:0]													
0101	Reset Value												IX.	eserveu												0	0	0	0	0	0	0	0



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
014h	I2C_STS1		<u>.</u>	<u>.</u>	<u>.</u>	<u>.</u>	<u>.</u>		Rese	erve	ed					<u>.</u>	<u>.</u>	SMBALERT	TIMOUT	Reserved	PECERR	OVERRUN	ACKFAIL	ARLOST	BUSERR	TXDATE	RXDATNE	Reserved	STOPF	ADDR10F	BSF	ADDRF	STARTBF
	Reset Value																0	0		0	0	0	0	0	0	0		0	0	0	0	0	
018h	I2C_STS2								Rese	erve	ed									Р	ECV/	AL[7:0	)]			DUALFLAG	SMBHADDR	SMBDADDR	GCALLADDR	Reserved	TRF	BUSY	MSMODE
	Reset Value																0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	
01Ch	I2C_CLKCTRL								Rese	erve	ed							FSMODE	DUTY	-	Keserved					CLF	KCTR	L[11:	0]				
	Reset Value																	0	0			0	0	0	0	0	0	0	0	0	0	0	0
020h	I2C_TMRISE													Rese	rved														TM	ARIS	E[5:0]		
02011	Reset Value		Reserved																			0	0	0	0	0	0						

## 17.6.2 I<sup>2</sup>C Control Register 1 (I2C\_CTRL1)

#### Address offset: 0x00


#### Reset value: 0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SW RESET	Reserved	SMB ALERT	PEC	ACK POS	ACKEN	STOP GEN	START GEN	NO EXTEND	GCEN	PECEN	ARPEN	SMB TYPE	Reserved	SMB MODE	EN
rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw	rw

Bit Field	Name	Description									
		Software reset									
		Make sure the I2C bus is idle before resetting this bit.									
15	OWDEGET	0:I2C not reset;									
15	SWRESET	1:I2C reset.									
		Note: This bit can be used when the I2C_STS2.BUSY bit is set to 1 and no stop condition is detected									
		on the bus.									
14	Reserved	eserved, the reset value must be maintained									
		SMBus alert									
12	SMBALERT	It can be set or cleared by software. When I2C_CTRL1.EN=0, it will be cleared by hardware.									
13	SMBALEKI	0: SMBAlert pin go high. The response address header is followed by the NACK signal;									
		1: SMBAlert pin go low. The response address header is followed by the ACK signal.									
		Packet error checking									
		It can be set or cleared by software. It will be cleared by hardware when PEC has been transferred,									
12	PEC	or by start or stop condition, or when I2C_CTRL1.EN=0.									
12	FLC	0: No PEC transfer									
		1: PEC transfer.									
		Note: When arbitration is lost, the calculation of PEC is invalid.									
		Acknowledge/PEC Position (for data reception)									
		It can be set or cleared by software. Or when I2C_CTRL1.EN=0, it will be cleared by hardware.									
11	ACKPOS	0: I2C_CTRL1.ACKEN bit determines whether to send an ACK to the byte currently being									
11		received; I2C_CTRL1.PEC bit indicates that the byte in the current shift register is PEC.									
		1: I2C_CTRL1.ACKEN bit etermines whether to send an ACK to the next received byte;									
		I2C_CTRL1.PEC bit indicates that the next byte received in the shift register is PEC.									



nsing.com.sg





Bit Field	Name	Description					
		If I2C_CTRL1.SMBTYPE=0, the default address of SMBus device is used.					
		If I2C_CTRL1.SMBTYPE=1, the host address of SMBus is used.					
		SMBus type					
3	SMBTYPE	0: Device					
		1: Host					
2	Reserved	Reserved, the reset value must be maintained.					
		SMBus mode					
1	SMBMODE	0: I2C mode;					
		1: SMBus mode.					
		I2C Peripheral enable					
		0: Disable I2C module;					
0	ENI	1: Enable I2C module					
0	EN	Note: If this bit is cleared when communication is in progress, the I2C module is disabled and					
	returns to the idle state after the current communication ends, all bits will be cleared.						
		In master mode, this bit must never be cleared until the communication has ended.					

## 17.6.3 I<sup>2</sup>C Control Register 2 (I2C\_CTRL2)

Address offset: 0x04

Reset value: 0x0000

	15		13	12	11	10	9	8	7	6	5			 0
		Reserved		DMA LAST	DMA EN	BUFINT EN	EVTINT EN	ERRINT EN	Rese	erved		CLKFR	EQ[5:0]	
-				rw	rw	rw	rw	rw				r	w	

Bit Field	Name	Description
15:13	Reserved	Reserved, the reset value must be maintained.
12	DMALAST	DMA last transfer
		0: Next DMA EOT is not the last transfer
		1: Next DMA EOT is the last transfer
		Note: This bit is used in the master receiving mode, so that a NACK can be generated when
		data is received for the last time.
11	DMAEN	DMA requests enable
		0: Disable DMA
		1: Enable DMA
10	BUFINTEN	Buffer interrupt enable
		0: When I2C_STS1.TXDATE=1 or I2C_STS1.RXDATNE=1, any interrupt is not generated.
		1: If I2C_CTRL2.EVTINTEN= 1, When I2C_STS1.TXDATE=1 or I2C_STS1.RXDATNE=
		1, interrupt will be generated.
9	EVTINTEN	Event interrupt enable
		0: Disable event interrupt;
		1: Enable event interrupt
		This interrupt is generated when:
		I2C_STS1.STARTBF = 1 (Master)



Bit Field	Name	Description
		I2C_STS1.ADDR F = 1 (Master/Slave)
		$I2C\_STS1.ADD10F = 1$ (Master)
		$I2C\_STS1.STOPF = 1$ (Slave)
		I2C_STS1.BSF = 1 with no I2C_STS1.TXDATE or I2C_STS1.RXDATNE event
		I2C_STS1.TXDATE = 1 if I2C_CTRL2.BUFINTEN = 1
		I2C_STS1.RXDATNE = 1 if I2C_CTRL2.BUFINTEN = 1
8	ERRINTEN	Error interrupt enable
		0: Disable error interrupt;
		1: Enable error interrupt.
		This interrupt is generated when:
		$I2C\_STS1.BUSERR = 1;$
		$I2C\_STS1.ARLOST = 1;$
		$I2C\_STS1.ACKFAIL = 1;$
		$I2C\_STS1.OVERRUN = 1;$
		$I2C\_STS1.PECERR = 1;$
		$I2C\_STS1.TIMOUT = 1;$
		$I2C_STS1.SMBALERT = 1.$
7:6	Reserved	Reserved, the reset value must be maintained.
5:0	CLKFREQ[5:0]	I2C Peripheral clock frequency
		CLKFREQ[5:0] should be the APB1 clock frequency to generate the correct timming.
		000000: Disable
		000001: Disable
		000010: 2MHz
		000011: 3MHz
		110000: 48MHz
		110001~111111: Disable.

## 17.6.4 I<sup>2</sup>C Own Address Register 1 (I2C\_OADDR1)

#### Address offset: 0x08

#### Reset value: 0x0000

15	14	13			10	9	8	7				1	0
ADDR MODE	Reserved		Reso	erved	1	ADD	R[9:8]			ADDR[7:1]	]	1	ADDR0
rw						r	w			ſW			rw

Bit Field	Name	Description
15	ADDRMODE	Addressing mode (slave mode)
		0: 7-bit slave address
		1: 10-bit slave address
14	Reserved	Must always be kept as' 1' by the software.
13:10	Reserved	Reserved, the reset value must be maintained.
9:8	ADDR[9:8]	Interface address
		9~8 bits of the address.



Bit Field	Name	Description
		Note: don't care these bits in 7-bit address mode
7:1	ADDR[7:1]	Interface address
		$7 \sim 1$ bits of the address.
0	ADDR0	Interface address
		0 bit of the address.
		Note: don't care these bits in 7-bit address mode

## 17.6.5 I<sup>2</sup>C Own Address Register 2 (I2C\_OADDR2)

Address offset: 0x0C

Reset value: 0x0000

15						8	7				1	0
	ļ	1	Reserved	1	I	1		1 1	ADDR2[7:1]	I	I	DUALEN
				i	1	1		1 1		1	1	
									ſW			rw

Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained.
7:1	ADDR2[7:1]	Interface address
		7~1 bits of address in dual address mode.
0	DUALEN	Dual addressing mode enable
		0: Disable dual address mode, only OADDR1 is recognized;
		1: Enable dual address mode, both OADDR1 and OADDR2 are recognized.
		Note: Valid only for 7-bit address mode

## 17.6.6 I<sup>2</sup>C Data Register (I2C\_DAT)

#### Address offset: 0x10

Reset value: 0x0000

15					8	7							0
	1		· .	, ,					і Б (Т		1		
		Res	erved			DATA[7:0]							
		_	L	L 1	 				I	I	I	L	
									r	w			

Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained.
7:0	DATA[7:0]	8-bit data register
		Send or receive data buffer.
		Notes: (1) In the slave mode, the address will not be copied into the data register;
		(2) If I2C_STS1.TXDATE =0, data can still be written into the data register;
		(3) Note: If the ARLOST event occurs when processing the ACK pulse, the received byte will not be
		(4) Copied into the data register, so it cannot be read.

## 17.6.7 I<sup>2</sup>C Status Register 1 (I2C\_STS1)

Address offset: 0x14

Reset value: 0x0000



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMB ALERT	TIM OUT	Reserved	PEC ERR	OVER RUN	ACK FAIL	AR LOST	BUS ERR	TXDATE	RXDAT NE	Reserved	STOPF	ADDR10F	BSF	ADDRF	START BF
rc_w0	rc_w0		rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	r	r		r	r	r	r	r

Bit Field	Name	Description
15	SMBALERT	SMBus alert
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No SMBus alert(host mode) or no SMB alert response address header sequence(slave mode);
		1: SMBus alert event is generated on the pin(host mode) or receive SMBAlert response
		address(slave mode)
14	TIMOUT	Timeout or Tlow error
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No Timeout error;
		1: A timeout error occurred
		Error in the following cases:
		• SCL has kept low for 25ms (Timeout).
		• Master cumulative clock low extend time more than 10 ms (Tlow:mext).
		• Slave cumulative clock low extend time more than 25 ms (Tlow:sext).
		Timeout in slave mode: slave device resets the communication and hardware frees the bus.
		Timeout in master mode: hardware sends the stop condition.
13	Reserved	Reserved, the reset value must be maintained.
12 F	PECERR	PEC Error in reception
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No PEC error
		1: PEC error: receiver will returns NACK Whether the I2C_CTRL1.ACKEN bit is enabled
11	OVERRUN	Overrun/Underrun
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No Overrun/Underrun
		1: Overrun/Underrun
		Set by hardware in slave mode when I2C_CTRL1.NOEXTEND=1, and when receiving a new
		byte in receiving mode, if the data within DAT register has not been read yet, over-run occurs,the
		new received byte will be lost. When transferring a new byte in transfer mode, but there is not
		new data that has not been written in DAT register, under-run occurs which leads that the same
		byte will be send twice.
10	ACKFAIL	Acknowledge failure
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No acknowledge failed;
		1: Acknowledge failed.
9	ARLOST	Arbitration lost (master mode)



Bit Field	Name	Description
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No arbitration lost;
		1: Arbitration lost.
		When the interface loses control of the bus to another host, the hardware will set this bit to '1',
		and the I2C interface will automatically switch back to slave mode (I2C_STS2.MSMODE=0).
		Note: In SMBUS mode, the arbitration of data in slave mode only occurs in the data stage or the
		acknowledge transfer interval (excluding the address acknowledge).
8	BUSERR	Bus error
		Writing '0' to this bit by software can clear it, or it is cleared by hardware when
		I2C_CTRL1.EN=0.
		0: No start or stop condition error
		1: Start or stop condition error
7	TXDATE	Data register empty (transmitters)
		Writing data to DAT register by software can clear this bit; Or after a start or stop condition
		occurs, or automatically cleared by hardware when I2C_CTRL1.EN=0.
		0: Data register is not empty;
		1: Data register is empty.
		When sending data, this bit is set to' 1' when the data register is empty, and it is not set at the
		address sending stage.
		If a NACK is received, or the next byte to be sent is PEC(I2C_CTRL1.PEC=1), this bit will not
		be set.
		Note: After the first data to be sent is written, or data is written when BSF is set, the TXDATE bit
		cannot be cleared, because the data register is still empty.
6	RXDATNE	Data register not empty(receivers)
		This bit is cleared by software reading and writing to the data register, or cleared by hardware
		when I2C_CTRL1.EN=0.
		0: Data register is empty;
		1: Data register is not empty.
		During receiving data, this bit is set to' 1' when the data register is not empty, and it is not set at
		the address receiving stage.
		RXDATNE is not set when the ARLOST event occurs.
		Note: When BSF is set, the RXDATNE bit cannot be cleared when reading data, because the data
5	Reserved	register is still full.         Reserved, the reset value must be maintained.
3	STOPF	
4	31011	Stop detection (slave mode)
		After the software reads the STS1 register, the operation of writing to the CTRL1 register will clear this bit, or when I2C_CTRL1.EN=0, the hardware will clear this bit.
		0: No stop condition is detected;
		1: Stop condition is detected.
		After a ACK, the hardware sets this bit to' 1' when the slave device detects a stop condition on
		the bus.
		<i>Note: I2C_STS1.STOPF bit is not set after receiving NACK.</i>
		note. 120_0101.01011 on is not set uper receiving track.



Bit Field	Name	Description
3	ADDR10F	10-bit header sent (Master mode)
		After the software reads the STS1 register, the operation of writing to the CTRL1 register will
		clear this bit, or when I2C_CTRL1.EN=0, the hardware will clear this bit.
		0: No ADD10F event;
		1: Received has sent the first address byte.
		In 10-bit address mode, when the master device has sent the first byte, the hardware sets this bit
		to' 1'.
		Note: After receiving a NACK, the I2C_STS1.ADDR10F bit is not set.
2	BSF	Byte transfer finished
		After the software reads the STS1 register, reading or writing the data register will clear this bit;
		Or after sending a start or stop condition in sending mode, or when I2C_CTRL1.EN=0, this bit is
		cleared by hardware.
		0: Byte transfer does not finish.
		1: Byte transfer finished.
		When I2C_CTRL1.NOEXTEND =0, the hardware sets this bit to' 1' in the following cases:
		In receiving mode, when a new byte (including ACK pulse) is received and the data register has
		not been read (I2C_STS1.RXDATNE=1).In sending mode, when a new data is to be transmitted
		and the data register has not been written with the new data (I2C_STS1.TXDATE=1).
		Note: After receiving a NACK, the BSF bit will not be set.
		If the next byte to be transferred is PEC (I2C_STS2.TRF is' 1' and I2C_CTRL1.PEC is' 1'), the
		BSF bit will not be set.
1	ADDRF	Address sent (master mode) / matched (slave mode)
		After the STS1 register is read by software, reading the STS2 register will clear this bit, or when
		I2C_CTRL1.EN=0, it will be cleared by hardware.
		0: Address mismatch or no address received(slave mode) or Address sending did not end(master
		mode);
		1: Received addresses matched(slave mode) or Address sending ends(master mode)
		In master mode:
		In 7-bit address mode, this bit is set to' 1' after receiving the ACK of the address.In 10-bit address
		mode, this bit is set to' 1' after receiving the ACK of the second byte of the address.
		In slave mode:
		Hardware sets this bit to' 1' (when the corresponding setting is enabled) when the received slave
		address matches the content in the OADDR register, or a general call or SMBus device default
		address or SMBus host or SMBus alter is recognized.
		Note: After receiving NACK, the I2C_STS1.ADDRF bit will not be set.
0	STARTBF	Start bit (Master mode)
		After the STS1 register is read by software, writing to the data register will clear this bit, or when
		I2C_CTRL1.EN=0, the hardware will clear this bit.
		0: Start condition was not sent;
		1: Start condition has been sent.
		This bit is set to' 1' when the start condition is sent.



# 17.6.8 I<sup>2</sup>C Status Register 2 (I2C\_STS2)

#### Address offset: 0x18

#### Reset value: 0x0000

15						8	7	6	5	4	3	2	1	0
	1	PECV	AL[7:0]	1	1	1	DUAL FLAG	SMBH ADDR	SMBD ADDR	GCALL ADDR	Reserved	TRF	BUSY	MS MODE
		1	r				r	r	r	r		r	r	r

Bit Field	Name	Description
15:8	PECVAL[7:0]	Packet error checking register
		Stores the internal PEC value When I2C_CTRL1.PECEN =1.
7	DUALFLAG	Dual flag(Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or
		when I2C_CTRL1.EN=0.
		0: Received address matches the content in OADDR1;
		1: Received address matches the content in OADDR2.
6	SMBHADDR	SMBus host header (Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or
		when I2C_CTRL1.EN=0.
		0: SMBus host address was not received;
		1: when I2C_CTRL1.SMBTYPE=1 and I2C_CTRL1.ARPEN=1, the SMBus host address is
		received.
5	SMBDADDR	SMBus device default address (Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or
		when I2C_CTRL1.EN=0.
		0: The default address of SMBus device has not been received;
		1: when I2C_CTRL1.ARPEN=1, the default address of SMBus device is received.
4	GCALLADDR	General call address(Slave mode)
		Hardware clears this bit when a stop condition or a repeated start condition is generated, or
		when I2C_CTRL1.EN=0.
		0: No general call address was received;
		1: when I2C_CTRL1.GCEN=1, general call address was received.
3	Reserved	Reserved, the reset value must be maintained.
2	TRF	Transmitter/receiver
		After detecting the stop condition (I2C_STS1.STOPF=1), repeated start condition or bus
		arbitration loss (I2C_STS1.ARLOST=1), or when I2C_CTRL1.EN=0, the hardware clears it.
		0: Data receiving mode
		1: Data transmission mode;
		At the end of the whole address transmission stage, this bit is set according to the R/W bit of
		the address byte.
1	BUSY	Bus busy
		Hardware clears this bit when a stop condition is detected.
		0: No data communication on the bus;
		1: Data communication on the bus.



Bit Field	Name	Description					
		When detecting that SDA or SCL is low level, the hardware sets this bit to' 1';					
		Note: This bit indicates the bus communication currently in progress, and this information is					
		still updated when the interface is disabled (I2C_CTRL1.EN=0).					
0	MSMODE	Master/slave mode					
		Hardware clears this bit when a stop condition is detected on the bus, arbitration is lost					
		(I2C_STS1.ARLOST=1), or when I2C_CTRL1.EN=0.					
		0: In slave mode;					
		1: In master mode.					
		When the interface is in the master mode (I2C_STS1.STARTBF=1), the hardware sets this bit;					

# 17.6.9 I<sup>2</sup>C Clock Control Register (I2C\_CLKCTRL)

Address offset: 0x1c

Reset value: 0x0000

Note: 1. F<sub>PCLK1</sub> is required to be an integer multiple of 10 MHz, so that a fast clock of 400KHz can be generated correctly.

#### 2. The CLKCTRL register can only be set when I<sup>2</sup>C is turned off (I2C\_CTRL1.EN=0)

15	14	13	12	11							0
FSMODE	DUTY	Rese	erved		-	1	CLKCTI	RL[11:0]		1	
rw	rw						rv	N			

Bit Field	Name	Description
15:14	DUTY	SCL duty cycle
		00: Tlow/Thigh = 1;
		01: Tlow/Thigh = 1;
		10: Tlow/Thigh = 2;
		11: Tlow/Thigh = 16/9;
		Note: 00 or 01 configuration is recommended for SCL 100K or 1M.
		10 or 11 configuration recommended for SCL 400K.
13:12	Reserved	Reserved, the reset value must be maintained.
11:0	CLKCTRL[11:	Clock control register in Fast/Standard mode (Master mode)
	0]	This division factor is used to set the SCL clock in the master mode.
		• If duty cycle = Tlow/Thigh = 1/1:
		$CLKCTRL = f_{PCLK1}(Hz)/100000/2$
		The eclipse that $T_{PCLK1}$
		Thigh = CLKCTRL $\times T_{PCLK1}$
		• If duty cycle = Tlow/Thigh = 2/1:
		$CLKCTRL = f_{PCLK1}(Hz)/100000/3$
		$Tlow = 2 \times CLKCTRL \times T_{PCLK1}$
		Thigh = $CLKCTRL \times T_{PCLK1}$
		• If duty cycle = Tlow/Thigh = 16/9:
		$CLKCTRL = f_{PCLK1}(Hz)/100000/25$
		$Tlow = 16 \times CLKCTRL \times T_{PCLK1}$
		Thigh = $9 \times CLKCTRL \times T_{PCLK1}$



Bit Field	Name	Description
		For example, if $f_{PCLK1}(Hz) = 8MHz$ , duty cycle = 1/1, CLKCTRL = $8000000/100000/2 = 0x28$ .
		Notes: (1) The minimum setting value is 0x04 in standard mode and 0x01 in fast mode;
		(2) $T_{high} = T_{r(SCL)} + T_{w(SCLH)}$ . See the definitions of these parameters in the data sheet for details.
		(3) $T_{low} = T_{f(SCL)} + T_{w(SCLL)}$ , refer to the definitions of these parameters in the data sheet for details;
		(4) These delays have no filters;

# 17.6.10 I<sup>2</sup>C Rise Time Register (I2C\_TMRISE)

Address offset: 0x20

Reset value: 0x0002

15									6	5					0
	n									TMRISE[5:0]					·
	Reserved														
												r	w		

Bit Field	Name	Description
15:6	Reserved	Reserved, the reset value must be maintained.
5:0	TMRISE[5:0]	Maximum rise time in fast/standard mode (master mode).
		These bits must be set to the maximum SCL rising time given in the I2C bus specification, and
		incremented step is 1.
		For example, the maximum allowable SCL rise time in standard mode is 1000ns. if the value in
		I2C_CTRL2.CLKFREQ [5:0] is equal to 0x08(8MHz) and TPCLK1=125ns ,09h(1000ns/125 ns + 1)
		must be written in TMRISE[5:0].
		If the result is not an integer, write the integer part to TMRISE[5:0] to ensure the t <sub>HIGH</sub> parameter.
		Note: TMRISE[5:0] can only be set when I2C is disabled (EN=0).

# **N**SING

# 18 Universal Synchronous Asynchronous Receiver Transmitter

# **18.1 Introduction**

USART is a full-duplex serial data exchange interface that supports synchronous or asynchronous communication. This interface is a highly flexible serial communication device that can perform full-duplex data exchange with external devices.


The USART has programmable transmit and receive baud rates and can communicate continuously using DMA. It also supports multiprocessor communication, LIN mode, synchronous mode, single-wire half-duplex communication, smartcard asynchronous protocol, IrDA SIR ENDEC function, and hardware flow control function.

# **18.2 Main Features**

- Full-duplex operation
- Single-wire half-duplex operation
- Baud rateprogrammable, the highest baud rate can reach 3Mbit/s
- Supports serial data frame structure with 8 or 9 data bits, 1 or 2 stop bits
- Supports generation parity bits by hardware and checking parity bits
- Supports hardware flow control: RTS flow control and CTS flow control
- Supports DMA receiving and transmitting
- Supports multiprocessor communication, enter mute mode if the address dose not match, can wake up by idle detection or address mark detection
- Synchronous mode, allowing users to control bidirectional synchronous serial communication in master mode
- Compliant with ISO7816-3 standard, support smartcard asynchronous protocol
- IrDA SIR encoder and decoder : provide IrDA normal mode and IrDA low power mode
- LIN (Local Area Network) mode
- Supports data overflow error detection, frame error detection, noise error detection, parity error detection
- Interrupt requests include: transmit data register empty, CTS flag, transmit complete, receive data ready to read, data overflow detected, idle line detected, parity error, LIN break frame detection, noise flag/overflow error/frame error in multi-buffer communication



### **18.3 Functional Block Diagram**



#### Figure 18-1 USART Block Diagram

### **18.4 Function Description**

As shown in the Figure 18-1, the bidirectional communication of USART needs to connecting the RX and TX pins to the external devices. Among them, TX is the output pin for serial data transmission. When the transmitter is active and not transmitting data, the TX pin is pulled high. When the transmitter is inactive, the TX pin reverts to the I/O port configuration. RX is an input pin for serial data reception, data is received by the oversampling technique.

The data packets of serial communication are transmitted from the transmitting device to the RX interface of the receiving device through its own TX interface. The bus is in an idle state when not transmitting or receiving. Frame format is: 1 start



bit + 8 or 9 data bits (least significant bit first) + 1 parity bit (optional) + 0.5,1,1.5 or 2 stop bits.

Using the fractional baud rate generator to configure transmit and receive baud rates .

According to the block diagram, when using the hardware flow control mode, the nRTS output and nCTS input pins are required. When the USART receiver is ready to receive new data, nRTS becomes low level. If nCTS is valid (pulled to low level), the next data is transmitted, otherwise the next frame of data is not transmitted.

When using synchronous mode, the CK pin is required. The CK pin is used for clock output for synchronous transfers. Clock phase and polarity are software programmable. During the start and stop bits, the CK pin does not output clock pulses. The CK pin is also used to provide clock when using smartcard mode.

#### 18.4.1 USART Frame Format


Start bit: 1bit, active low.

Data bits: Configurable USART\_CTRL1.WL as 8 or 9 bits, with the LSB first.

Stop bit: Active high.

Idle frame: A complete data frame consisting entirely of '1's, including the start bit. followed by the start bit of a data frame containing the data .

Break frame: A complete data frame consisting entirely of '0's, including the stop bit. at the end of the break frame, the transmitter inserts 1 or 2 stop bits ('1') to acknowledge the start bit.



#### Figure 18-2 Word Length = 8 Setting



#### Figure 18-3 Word Length = 9 Setting

	9-t	oit wor	d lengt	h , 1 st	op bit						1	
   									**	 	   	
     Stat			Da	ata fran	ne		bit8 c	an be t	he pari	ty bit	Start	Data frame
bit	bit0	bit1	bit2	bit3	bit4	bit5	bit6	bit7	bit8	Stop bit	bit	
   			Idle fra	ame							Start bit	
		I	Break fi	rame							Stop bit	Start bit
	Stat	Stat	Stat bit bit0 bit1	Stat Dibit bit bit bit bit bit bit bit bit bit		bit bit0 bit1 bit2 bit3 bit4 Idle frame	Data frame       Stat     Data frame       bit     bit1     bit2     bit3     bit4     bit5       Idle frame	Data frame     bit8 c       Stat     bit0     bit1     bit2     bit3     bit4     bit5     bit6       Idle frame	Data frame     bit8 can be t       Stat     bit0     bit1     bit2     bit3     bit4     bit5     bit6     bit7       Idle frame	Data frame     bit8 can be the pari       Stat     bit0     bit1     bit2     bit3     bit4     bit5     bit6     bit7     bit8       Idle frame	Data frame     bit8 can be the parity bit       Stat     bit0     bit1     bit2     bit3     bit4     bit5     bit6     bit7     bit8       Stat     Idle frame     Idle frame     bit8     bit8     bit8     bit8     bit8	Data frame     bit8 can be the parity bit     Start       Stat     bit0     bit1     bit2     bit3     bit4     bit5     bit6     bit7     bit8     Stop       Idle frame     Idle frame     Stop     bit     bit     Stop

#### 18.4.2 Transmitter

After the transmitter is enabled, the data in the transmit shift register is transmitted out through the TX pin.

#### Idle frame

Setting USART\_CTRL1.TXEN will cause the USART to transmit an idle frame before transmitting data.

#### **Character transmission**

After the idle frame ends, characters can be transmitted normally. Each character is preceded by a low start bit. The transmitter transmits 8-bit or 9-bit data according to the configuration of the data bit length, with the LSB first. If USART\_CTRL1.TXEN is cleared during data transmission,

it will cause the baud rate counter to stop counting and the data being transmitted will be corrupted.

#### Stop bit


After the character frame ends, the transmitter automatically transmits stop bits. The number of stop bits can be configured by setting USART CTRL2. STPB[1:0].

USART_CTRL2.STPB[1:0]	Stop Bit Length (bits)	Functional Description				
00	1	default				
01	0.5	Receiving in Smartcard mode				
10	2	General USART mode, single-wire mode and modem mode.				
11	1.5	Transmitting and receiving in Smartcard mode				

Table 18-1	Ston	Bit	Configu	ration
	Stop	DIU	Coningu	ii ation



#### Figure 18-4 Configuration Stop Bit



#### Break frame

Setting the USART\_CTRL1.SDBRK to transmit the break frame. When the data length is 8 bits, the break frame consists of 10 bits with low level, followed by a high level stop bit; when the data length is 9 bits, the break frame consists of 11 bits with low level, followed by a high level stop bit.

After the break frame is transmitted, USART\_CTRL1.SDBRK is cleared by hardware, and the stop bit of the break frame is transmitted automatically. Therefore, if user want to continuously transmitbreak frame, USART\_CTRL1.SDBRK should be set after the stop bit of the previous break frame has been transmitted.

If the USART\_CTRL1.SDBRK bit is cleared by software before starting to send the break frame, the break frame will not be transmitted.

#### **Transmitter process**

- 1. Enable USART\_CTRL1.UEN to activate USART;
- 2. Configure the transmitter's baud rate, data bit length, parity bit (optional), the number of stop bits and configure relevant DMA;
- 3. Activate the transmitter (USART\_CTRL1.TXEN);
- 4. Write the data to be tansmitted into the USART\_DAT register sequentially through the CPU or DMA, and the write operation to the USART DAT register will clear USART STS.TXDE;
- 5. After writing the last data into the USART\_DAT register, wait for USART\_STS.TXC =1, which indicates the end of the transmission of the last data frame.



#### Single byte communication


Writing to the USART\_DAT register clears the USART\_STS.TXDE bit.

The USART\_STS.TXD E bit is set by hardware when the data in the TDR register is transferred to the transmit shift register (indicating that data is being transmitted). An interrupt will be generated if USART\_CTRL1.TXDEIEN is set. At this point, the next data can be written into the USART\_DAT register because the TDR register has been cleared and will not overwrite the previous data.

Write operation to USART\_DAT register:

- When the transmit shift register is not transmitting data and is in an idle state, the data is directly put into the shift register for transmission, and the USART\_STS.TXDE bit is set by hardware;
- When the transmit shift register is transmitting data, the data is stored in the TDR register, and after the current transmission is completed, the data is put into the transmit shift register.

When a frame containing data is transmitted and USART\_STS.TXDE=1, the USART\_STS.TXC bit is set to '1' by hardware. An interrupt is generated if USART\_CTRL1.TXCIEN is '1'. The USART\_STS.TXC bit is cleared by a software sequence (read USART\_STS register first, then write USART\_DAT register).



#### Figure 18-5 TXC/TXDE Changes During Transmission

#### 18.4.3 Receiver

Start bit detection

When the received sampling sequence is: 1 1 1 0 X 0 X 0 X 0 0 0 0, it is considered that a start bit is detected.

The samples at the 3rd, 5th, and 7th bits, and the samples at the 8th, 9th, and 10th bits are all '0' (that is, 6 '0'), then confirm the receipt of the start bit, the USART\_STS.RXDNE flag bit is set and the NEF noise flag is not set. If USART\_CTRL1.RXDNEIEN=1, an interruption occurs.

If there are six '0' samples at the 3rd, 5th, 7th bits, and at the 8th, 9th, 10th bits, a start bit is confirmed to have been received, and USART\_STS.RXDNE is set to 1, but the NE noise flag will not be set. If USART\_CTRL1.RXDNEIEN has




been set to 1, an interrupt will be generated ..

If there are two '0' samples at the 3rd, 5th, 7th bits, and at the same time, there are two '0' samples at the 8th, 9th, 10th bits, a start bit is also confirmed to have been received, but the NE noise flag will be set..

If there are three '0' samples at the 3rd, 5th, 7th bits, and at the same time, there are two '0' samples at the 8th, 9th, 10th bits, a start bit is also confirmed to have been received, and the NE noise flag will be set.

If there are two '0' samples at the 3rd, 5th, 7th bits, and at the same time, there are three '0' samples at the 8th, 9th, 10th bits, a start bit is also confirmed to have been received, and the NE noise flag will be set.



#### Figure 18-6 Start Bit Detection

#### Stop bit description

The number of stop bits can be configured by the USART\_CTRL2.STPB[1:0]. In normal mode, 1 or 2 stop bits can be selected. In smartcard mode, 0.5 or 1.5 stop bits can be selected.

- 0.5 stop bit (receive in smartcard mode): 0.5 stop bit is not sampled. Therefore, if 0.5 stop bits is selected, framing errors and broken frames cannot be detected.
- 1 stop bit: the sampling for one stop bit is done on the 8th, 9th and 10th samples.
- 1.5 stop bits (Smartcard mode): when transmitting in smartcard mode, the device must check whether the data is transmitted correctly. So the receiver function block must be activated (USART\_CTRL1.RXEN=1) and sample the signal on the data line during the transmission of the stop bit. If a parity error occurs, the smartcard will pull down the data line when the transmitter samples the NACK signal, that is, within the time corresponding to the stop bit on the bus, indicating that a framing error has occurred. The USART\_STS.FEF is set together with the USART\_STS.RXDNE at the end of the 1.5th stop bit. The 1.5 stop bits were sampled at points 16 <sup>th</sup>, 17 <sup>th</sup> and 18 <sup>th</sup>. Sampling 1.5 stop bits can be divided into two parts: one is 0.5 clock cycles, the receiver does nothing. This is followed



by the stop bit of 1 clock cycle, which is sampled at the midpoint of this period of time. For details, please refer to Section 18.4.14 Smartcard mode.

• 2 stop bits: the sampling of the 2 stop bits is completed at the 8<sup>th</sup>, 9<sup>th</sup> and 10<sup>th</sup> sampling points of the first stop position. If a frame error is detected during the first stop bit, the frame error flag is set. The USART\_STS.RXNE flag will be set at the end of the first stop bit. The second stop bit does not detect framing error.

#### **Receiver process**

- 1. Enable USART\_CTRL1.UEN to activate USART;
- 2. Configure the receiver's baud rate, data bit length, parity bit (optional), the number of stop bit or DMA configuration;
- 3. Activate the receiver (USART\_CTRL1.RXEN) and start detecting the start bit;
- 4. The receiver receives 8-bit or 9-bit data according to the configuration of the data bit length, and LSB of the data is first shifted from the RX pin into the receive shift register;
- 5. When the data of the received shift register is moved to the RDR register, USART\_STS.RXDNE is set, and the data can be read out. If USART\_CTRL1.RXNEIEN is 1, an interrupt will be generated;
- 6. When an overflow error, noise error, or frame error is detected in the received frame, the corresponding error flag status bit will be set. If USART\_CTRL1.RXEN is reset during data transmission, the data being received will be lost;
- 7. Clear USART\_STS.RXDNE by reading USART\_DAT :
  - During multi-buffer communication, the data register is cleared by the DMA read operation;
  - During single-buffer communication, it is cleared by software reading the USART\_DAT register.

#### Idle frame detection

The USART\_STS.IDLEF is set when an idle frame is detected. An interrupt is generated if USART\_CTRL1.IDLEIEN is '1'. USART\_STS.IDLEF bit is cleared by a software sequence (read USART\_STS register first, then read USART\_DAT register).

#### **Break frame detection**

The frame error flag(USART\_STS.FEF) is set by hardware when the receiver detects a break frame. It can be cleared by a software sequence (read USART\_STS register first, then read USART\_DAT register).

#### **Framing error**

A framing error occurs when the stop bit is not received and recognized at the expected time. At this time, the frame error flag USART\_STS.FEF will be set by hardware, and the invalid data will be transferred from the shift register to the USART\_DAT register. During single-byte communication, no framing error interrupt will be generated because it occurs with USART\_STS.RXDNE and the hardware will generate an interrupt when the USART\_STS.RXDNE flag is set. In multi-buffer communication mode, an interrupt will be generated if the USART\_CTRL3.ERRIEN bit is set.

#### **Overrun error**

When USART\_STS.RXDNE is still '1' and the data currently received in the shift register needs to be transmitted to the RDR register, an overflow error will be detected and the hardware will set USART\_STS.OREF. When this bit is set, the value in the RDR register is not lost, but the data in the shift register is overwritten. USART\_STS.OREF is cleared by a software sequence (read USART\_STS register first, then write USART\_DAT register).

When an overflow error occurs, an interrupt is generated if USART\_STS.RXDNE is '1'. In multi-buffer communication



mode, if the USART\_CTRL3.ERRIEN bit is set, an error interrupt will be generated.

#### Noise error

USART\_STS.NEF is set by hardware when noise is detected on a received frame. It is cleared by software sequence (read USART\_STS register first, then write USART\_DAT register). During single-byte communication, no noise interrupt generated because it occurs with USART\_STS.RXDNE and the hardware will generate an interrupt when the USART\_STS.RXDNE flag is set. In multi-buffer communication mode, an error interrupt is generated when the USART STS.NEF flag is set if the USART CTRL3.ERRIEN bit is set.

Sample Value	NE Status	Received Bits	Data Validity
000	0	0	Effective
001	1	0	be invalid
010	1	0	be invalid
011	1	1	be invalid
100	1	0	be invalid
101	1	1	be invalid
110	1	1	be invalid
111	0	1	Effective

Table 18-2 Data	Sampling	for Noise	Detection
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	101 10100	2

#### 18.4.4 Fractional Baud Rate Calculation

The baud rate of the USART can be configured in the USART\_BRCF register. This register defines the integer and fractional parts of the baud rate divider. The baud rate of the transmitter and receiver should be configured to the same value. Be careful not to change the value of the USART\_BRCF register during communication, because the baud rate counter will be replaced by the new value of the baud rate register.

TX / RX baud rate =  $f_{PCLK}$  /(16 \*USARTDIV)

where  $f_{PCLK}$  is the clock provided to the peripheral:

- PCLK1 is used for USART2 and UART5, up to 48MHz;
- PCLK2 is used for USART1 and UART6, up to 48 MHz.

USARTDIV is an unsigned fixed-point number.

#### USARTDIV and USART\_BRCF register configuration

Example 1:

If DIV\_Integer = 27, DIV\_Decimal = 12 (USART\_BRCF = 0x1BC), then

DIV\_Integer(USARTDIV) = 27

 $DIV_Decimal(USARTDIV) = 12/16 = 0.75$ 

So USARTDIV = 27.75

Example 2:



Requirements USARTDIV = 25.62, there are:

 $DIV_Decimal = 16*0.62 = 9.92$ 

Closest integer is: 10 = 0x0A

 $DIV\_Integer = DIV\_Integer(25.620) = 25 = 0x19$ 

So, USART\_BRCF = 0x19A

Example 3:

Requirements USARTDIV = 50.99, there are:

DIV\_Decimal = 16\*0.99 = 15.84

Closest integer:  $16 = 0x10 \Rightarrow DIV_Decimal[3:0]$  overrun  $\Rightarrow$  carry must be added to the fractional part

DIV\_Integer = DIV\_Integer (0d50.990+carry) = 51 = 0x33

So: USART\_BRCF= 0x330, USARTDIV = 0d51.00

Baud	Rate		$f_{PCLK} = 36 MHz$			$f_{PCLK} = 48MHz$				
serial number	Kbps	Reality	Set value in register	Error(%)	Reality	Set value in register	Error(%)			
1	2.4	2.4	937.5	0%	2.4	1250	0%			
2	9.6	9.6	234.375	0%	9.6	312.5	0%			
3	19.2	19.2	117.1875	0%	19.2	156.25	0%			
4	57.6	57.6	39.0625	0%	57.623	52.0625	0.04%			
5	115.2	115.384	19.5	0.15%	115.1	26.0625	0.08%			
6	230.4	230.769	9.75	0.16%	230.769	13	0.16%			
7	460.8	461.538	4.875	0.16%	461.538	6.5	0.16%			
8	921.6	923.076	2.4375	0.16%	923.076	3.25	0.16%			
9	2250	2250	1	0%	2285.714	1.3125	1.58%			
10	3000	impossible	impossible	impossible	3000	1	0%			

#### Table 18-3 Error Calculation When Setting Baud Rate

Note: The lower the clock frequency of the CPU, the lower the error for a particular baud rate.

### 18.4.5 Receiver's Tolerance Clock Deviation

Transmission errors (including transmitter oscillator variations), receiver baud rate errors, receiver oscillator variations, transmission line variations (usually due to the inconsistency between the low-to-high transition timing of the transceiver



and the high-to-low transition timing of the transceiver) may cccur in application, these factors will affect the overall clock system variation. Only when the sum of the above four changes is less than the tolerance of the USART receiver, the USART asynchronous receiver can operate normally.

When receiving data normally, the tolerance of the USART receiver depends on the selection of the data bit length and whether it is generated using a fractional baud rate. The tolerance of the USART receiver is equal to the maximum tolerable variation.

WL Bit	NF Is An Error	NF Is Don't Care
0	3.75%	4.375%
1	3.41%	3.97%

#### Table 18-4 When DIV\_Decimal = 0. Tolerance of USART Receiver

#### Table 18-5 When DIV\_Decimal != 0. Tolerance of USART Receiver

WL bit	NF is an error	NF is don't care
0	3.33%	3.88%
1	3.03%	3.53%

#### **18.4.6** Parity Control

Parity can be enabled by configuring the USART\_CTRL1.PCEN bit.

After the parity bit is enabled, a parity bit is generated and transmitte automatically when transmission data. and parity check is performed on reception.

#### **Table 18-6 Frame Format**

WL Bit	PCEN Bit	USART Frame
0	0	Start bit   8-bit data   Stop bit
0	1	Start bit   7 bits of data   Parity bit   Stop bit
1	0	Start bit   9-bit data   Stop bit
1	1	start bit   8-bit data   parity bit   stop bit

#### **Even parity**

Configure USART\_CTRL1.PSEL to 0, and even parity can be selected.

Make the number of '1' in the transmitted data (including parity bit) be an even number. For example: if Data=11000101, there are 4 '1's, then the parity bit will be '0' (4 '1' in total). The receiver confirms the number of '1's in the data. If it is an even number, the check is passed, indicating that no errors occurred during the transmission process. If it is not even, it means that an error has occurred, the USART\_STS.PEF flag is set to '1', and an interrupt is generated if USART\_CTRL1.PEIEN is enabled,.

#### **Odd parity**

Configure USART\_CTRL1.PSEL to 1, odd parity can be selected.



Make the number of '1' in the transmitted data (including parity bit) be an odd number. For example: if Data=11000101, there are 4 '1's, then the parity bit will be '1' (5 '1' in total). The receiver confirms the number of '1's in the data. If it is an odd number, the check is passed, indicating that no errors occurred during the transmission process. If it is not an odd number, it means that an error has occurred, the USART\_STS.PEF flag is set to '1', and an interrupt is generated if USART\_CTRL1.PEIEN is enabled.

#### 18.4.7 DMA Communication

The USART supports the DMA mode. which can realize high-speed data communication through using multi-buffer configuration.

#### DMA transmission


Set USART\_CTRL3.DMATXEN to enable DMA mode for transmission. When the USART's transmit shift register is empty (USART\_STS.TXDE=1), the DMA will transmit the data from the SRAM to the USART\_DAT register of the USART.

When using DMA transmission, the process of configuring the DMA channel is as follows:

- 1. Set the source address of DMA to the data memory. When a data transmission request occurs, the transmitted data will be read from this address.
- 2. Set the destination address of DMA to the USART\_DAT register. When a data transmission request occurs, this address will be the destination address of the data transmission.
- 3. Set the total number of bytes to be transmitted.
- 4. Set the priority of the channel, the circular mode, the incremental mode of peripherals and memory, the data width of peripherals and memory, the interrupt generated by half of the transmission or the interrupt when the transmission is completed.
- 5. Start the channel.
- 6. After the data transmission is completed, the transmission complete flag (DMA\_INTSTS.TXCFx) is set to 1.







#### **DMA** reception


Set USART\_CTRL3.DMARXEN to enable DMA mode for reception. When a byte is received (USART\_STS.RXDNE=1), the DMA will transmit the data from the USART\_DAT register of the USART to the SRAM.

When using DMA reception, the process of configuring the DMA channel is as follows:

- 1. Set the source address of DMA to the USART\_DAT register. When a data transmission request occurs, this address will be the source address of the data transfer.
- 2. Set the destination address of DMA to the data memory. When a data transmission request occurs, the transmitted data will be written to this address.
- 3. Set the total number of bytes to be transmitted.
- 4. Set the priority of the channel, the circular mode, the incremental mode of peripherals and memory, the data width of peripherals and memory, the interrupt generated by half of the transfer or the interrupt when the transmission is completed.
- 5. Start the current DMA channel.




#### Figure 18-8 Reception Using DMA



In multi-buffer communication mode, the error flag will be set when there is a frame error, overrun or noise error. An interrupt will be generated if the error interrupt is enabled (USART\_CTRL3.ERRIEN=1).

### 18.4.8 Hardware Flow Control

USART supports hardware flow control. The purpose is to coordinate the timing of the transmitter and receiver to avoid data loss. The connection method is shown in the following figure.



#### Figure 18-9 Hardware Flow Control Between Two USART

#### **RTS flow control**


Set USART\_CTRL3.RTSEN to enable RTS. Outputting a low level through nRTS pin indicate that the receiver is ready. When data arrives in RDR, the nRTS outputs a high level, notifying the transmitter to stop data transmission the next

413 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



frame of data. If the receiver is ready to receive the next data frame, it will again output a low level through nRTS.




#### Figure 18-10 RTS Flow Control

#### **CTS flow control**

Set USART\_CTRL3.CTSEN to enable CTS. nCTS is an input signal, used to judge whether the data can be transmitted to the other device. When the nCTS signal detects a low level, it indicates that the data can be transmitted to the other device. If writing data to the data register when the nCTS signal becomes high level, the data will be held until the nCTS signal becomes low level before transmission starts. If the USART\_CTRL3.CTSEN bit is set, the USART\_STS.CTSF bit will be set high by hardware when the nCTS input changes state. An interrupt will be generated if USART\_CTRL3.CTSIEN is enabled.





#### **18.4.9** Multiprocessor Communication

USART allows multiprocessor communication. When multiple devices are conncented to USART for communicate, it is necessary to determine who is the master device, and the remaining processors are all slave devices. The TX output of the



master device is directly connected to the RX port of all slave device. The TX outputs of the slaves are logically AND together and connected to the RX inputs of the master.


When multi-processor communication is performed, the slave devices are all in mute mode, and the host uses a specific method to wake up a slave device to be communicated when needed, so that the slave device is in an active state and transmits data with the master device.

The USART can wake up from mute mode by idle line detection or address mark detection.

#### Idle line detection

The idle line detection configuration process is as follows:

- 1. Configure the USART\_CTRL1.WUM bit to 0, the USART performs idle line detection;
- 2. When USART\_CTRL1.RCVWU is set (which can be automatically controlled by hardware or written by software under certain conditions), the USART enters mute mode. In mute mode, none of the receive status bits are set, and all receive interrupts are disabled;
- 3. As shown in the Figure 18-12 below, when an idle frame is detected, the USART is woken up, and then USART CTRL1.RCVWU is cleared by hardware. At this time, USART STS.IDLEF is not set.



#### Figure 18-12 Mute Mode Using Idle Line Detection

#### Address mark detection

The USART performs address mark detection by configuring the USART\_CTRL1.WUM bit to 1. The address of the receiver is programmable through the USART\_CTRL2.ADDR[3:0] bits. If the MSB is 1, the byte is considered an address, otherwise it is considered data.

In this mode, the USART can enter mute mode by:

• When the receiver is not processing data, USART\_CTRL1.RCVWU can be written to 1 by software, and USART enters mute mode;

*Note:* When the receive buffer is empty(RXNE=0 in USART\_SR), the USART\_CTRL1.RCVWU bit can be written to 0 or 1. Otherwise, the write operation is ignored.




• When the received address does not match the address of the USART\_CTRL2.ADDR[3:0] bits, USART CTRL1.RCVWU is written to 1 by hardware.

In mute mode, none of the receive status bits are set and all receive interrupts are disabled.

When the received address matches the address of the USART\_CTRL2.ADDR[3:0] bits, the USART is woken up and USART\_CTRL1.RCVWU is cleared. The USART\_STS.RXDNE bit will be set. Data can be transmitted normally.





#### 18.4.10 Synchronous Mode

The USART supports synchronous serial communication. In synchronous mode, the USART only supports the master mode, and cannot use the input clock from other devices to receive and transmit data. Synchronous mode can be enabled by configuring the USART\_CTRL2.CLKEN bit.

*Note: When using synchronous mode, USART\_CTRL2.LINMEN, USART\_CTRL3.SCMEN, USART\_CTRL3.HDMEN, USART\_CTRL3.IRDAMEN, these bits need to be kept clear.* 

#### Synchronized clock

The CK pin is the output of synchronous clock. During the bus idle period, before the actual data arrives and when the break symbol is transmited, the synchronous clock is not output.

Clock phase and polarity are software programmable and need to be configured when both the transmitter and receiver are disabled. When the clock polarity is 0 (USART\_CTRL2.CLKPOL=0), the default level of CK is low during the bus idle period; when the clock polarity is 1 (USART\_CTRL2.CLKPOL=1), the default level of CLK is high during the bus idle period.

When the phase polarity is 0 (USART\_CTRL2.CLKPHA=0), the data is sampled on the first edge of the clock; when the phase polarity is 1 (USART\_CTRL2.CLKPHA=1), the data is sampled on the second edge.

During the start and stop bits, the CK pin does not output clock pulses.

The synchronous data cannot be received when no data is transmitted. Because the clock is only available when the transmitter is activated and data is written to the USART\_DAT register.

The USART\_CTRL2.LBCLK bit controls whether to output the clock pulse corresponding to MSB transmitted on the CK pin. This bit only to be configured when both the transmitter and receiver are disabled. If USART\_CTRL2.LBCLK is 1, the clock pulse of the last bit of data will be output from CK. If USART\_CTRL2.LBCLK is 0, the clock pulse of the last



bit of data is not output from CK.

#### Synchronous transmitting

Data transmission in synchronous mode is the same as in asynchronous mode. Data is transmitted out from TX pin and the clock pluses are output from the CK pin.

#### Synchronous receiving

Data reception in synchronous mode is different from asynchronous mode. Data is sampled at the active clock edge from CK pin, without oversampling. But setup time and hold time (depending on baud rate, 1/16 of a data bit period) must be considered.




Figure 18-14 USART Synchronous Transmission Example

Figure 18-15 USART Data Clock Timing Example (WL=0)

Clock (CLKPOL=0, CLKPHA=0)
Clock (CLKPOL=0, CLKPHA=1)
Clock (CLKPOL=1, CLKPHA=0)
Clock (CLKPOL=1, CLKPHA=1)
Data on TX (from master) $3 \times 4 \times 5 \times 6 \times 7$ Start LSB $3 \times 4 \times 5 \times 6 \times 7$ MSB Stop
Data on RX (from slave) $1 \times 2 \times 3 \times 4 \times 5 \times 6 \times 7 \times 10^{-1}$ MSB

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg









Figure 18-17 RX Data Sampling / Holding Time



Note: the function of CK is different in Smartcard mode, please refer to the Smartcard mode section for details.

# **18.4.11** Single-wire Half-duplex Mode

USART supports single-wire half-duplex communication, allowing data to be transmitted in both directions, but only oneway data reception or transmission can occur at the same time. Communication conflicts are managed by software.

Choose single-wire half-duplex mode by setting the USART\_CTRL3.HDMEN bit. USART\_CTRL2.CLKEN,



USART\_CTRL2.LINMEN, USART\_CTRL3.SCMEN, USART\_CTRL3. IRDAMEN, these bits should be kept clear in this mode.

After the half-duplex mode is turned on, the TX pin and the RX pin are internally connected, and the external Rx pin is no longer used. When there is no data to transmit, TX pin is released. Therefore, when TX pin is not driven by the USART, it must be configured as a floating input or an open-drain output high level.

### 18.4.12 Serial IrDA Interface Encoding/Decoding Mode

USART supports the IrDA (Infrared Data Association). Through the USART\_CTRL3. IRDAMEN bit, you can choose whether to enable IrDA mode. When using the IrDA mode, the following bits should be kept clear: USART\_CTRL2.CLKEN, USART\_CTRL2.STPB[1:0], USART\_CTRL2.LINMEN, USART\_CTRL3.HDMEN, USART\_CTRL3.SCMEN.Through the USART\_CTRL3. IRDALP bit, it can be used to select the normal mode or low power mode of IrDA.

#### IrDA normal mode

When USART\_CTRL3.IRDALP=0, the IrDA operates in normal mode.

The IrDA is a half-duplex communication interface, so there must be a minimum delay of 10ms between transmission and reception. The data is modulated using return to zero inverted(RZI), which uses an infrared light pulse to represent a logic '0'. The transmitted pulse width is specified as 3/16 of a bit period in normal mode, as shown in the Figure 18-19. The USART baud rate supports up to 115200bps.

The USART transmits data to the SIR encoder for modulation before outputting it. The modulated data stream is transmitted to an external infrared transmitter for transmission. When receiving, the data is first received and demodulated by the external infrared receiver, then forwarded to the SIR decoder for decoding before being transmitted to the USART.

The transmit encoder output has opposite polarity to the receive decoder input. When idle, SIR transmit is low, while SIR receive is high. The high pulse transmitted by SIR is '0' and the low level is '1', while SIR reception is the opposite.

when the USART is transmitting data to the IrDA transmit encoder, the IrDA receive decoder will ignore all data on the IrDA receive line. when the USART is receiving data transmitted from the SIR receiver decoder, the data transmitted by the USART to the IrDA transmitter encoder will not be encoded.

Pulse width is programmable. The IrDA specification requires pulses to be wider than 1.41us. For pulse widths less than 2 cycles, the receiver will filter them out and lost. PSCV is the prescaler value programmed in the USART\_GTP register.

#### IrDA low power mode

When USART\_CTRL3.IRDALP=1, The IrDA operates in low power mode.

When transmitting data in low power mode, the pulse width is 3 times the PSCV. The minimum clock frequency after PSCV division is 1.42MHz, with a typically value of 1.8432MHz (1.42 MHz < PSC < 2.12 MHz).

For the receiver, the requirement for a valid signal is that the duration of the low level signal must be greater than 2 cycles of the IrDA low power baud rate clock.







Figure 18-18 Irdasirendec-block Diagram

Figure 18-19 Irda Data Modulation (3/16)-normal Mode



#### 18.4.13 LIN Mode

USART supports the ability of a LIN (Local interconnection Network) master to send a synchronization break and the ability of a LIN slave to detect a break. LIN mode can be enabled by configuring the USART\_CTRL2.LINMEN bit.

*Note:* When using LIN mode, USART\_CTRL2.STPB[1:0], USART\_CTRL2.CLKEN, USART\_CTRL3.SCMEN, USART\_CTRL3.HDMEN, USART\_CTRL3. IRDAMEN, these bits should be kept clear.

#### LIN transmission

When transmission data in LIN mode, the length of the data bits transmitted can only be 8 bits. By setting USART\_CTRL1.SDBRK, a 13-bit '0' will be transmitted as the break frame, and insert a stop bit.

#### LIN reception

When the bus is idle or during the transmission of a data frame, as long as the break frame appears, it can be detected. The break frame detection is independent of the USART receiver.

By configuring the USART\_CTRL2.LINBDL bit, the active low level for break frame detection can be selected as 10-bit



or 11-bit.

When the receiver detects the start bit, the circuit samples each subsequent bit at the 8th, 9th, and 10th oversampling clock points of each bit. if 10th or 11th consecutive bits are detected as '0' and followed by a delimiter, it means that a LIN break frame is detected, and USART\_STS.LINBDF is set. Before confirming the break fame, check the delimiter as it means the RX line has gone back to high level. An interrupt is generated if the LIN break frame detection interrupt (USART\_CTRL2.LINBDIEN) is enabled.

If a 'l' is sampled before the 10th or 11th sample point, the current detection is canceled and the start bit is searched again.

RX line	Case 1: break signal not long enough => break discarded, LINBDF is not set Break frame														
Break frame	Idle	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Idle		
Sample															
Sample data		0	0	0	0	0	0	0	0	0	0	1			
LINBDF															
	Case 2: break	signal ju	ıst long e	enough =	⇒ break	detected	l								
RX line					В	reak fran	ne								
5 1 0								1		1	delir	niter is ir	mmediate		
Break frame	Idle	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	B10	Idle		
Sample															
Sample data		0	0	0	0	0	0	0	0	0	0	0			
LINBDF															
	Case 3: brea	k signal l	ong enou	1gh => b	reak det	ected									
RX line					]	Break fra	me								
Break frame	Idle	Bit0	Bit1 B	it2 Bit	3 Bit4	Bit5	Bit6 B	it7 Bit8	Bit9	Bit10	wait de	limiter	Idle		
Sample															
Sample data		0	0	0	0	0	0	0	0	0	0	0	<b></b>		
LINBDF															

Figure 18-20 Break Detection in LIN Mode (11-Bit Break Length-The LINBDL Bit Is Set)

421 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



Break occurring	gafter an Idle:	:			
RX line	frame1	Idle	1	frame2	frame3
			1 frame time	1 frame time	
RXDNE/FEF					
LINBDF					
LINBDF					
LINBDF Break occurring	while a data i	is being reco	eived:		
	while a data i	is being reco	eived:	frame2	frame3
Break occurring		frame2	eived:	frame2 1 frame time	frame3
Break occurring		frame2	1		frame3

#### Figure 18-21 Break Detection and Framing Error Detection in LIN Mode

### 18.4.14 Smartcard Mode (ISO7816)

USART supports smartcard protocol. The smartcard interface supports the asynchronous smartcard protocol defined in the ISO7816-3 standard.

Through the USART\_CTRL3. SCMEN bit, you can choose whether to enable smartcard mode. When using smartcard mode, USART\_CTRL2. LINMEN, USART\_CTRL3. HDMEN, USART\_CTRL3. IRDAMEN, these bits should be kept clear.

In smartcard mode, the USART can provide a clock through the CK pin. The system clock is divided by the prescaler register to provide the clock to the smartcard. The CK frequency can be from  $f_{CK/2}$  to  $f_{CK}/62$ , where  $f_{CK}$  is the peripheral input clock.

In smartcard mode, 0.5 and 1.5 stop bits can be used when receiving data, and only 1.5 stop bits can be used when transmitting data. So it is recommended to use 1.5 stop bits for both transmission and reception to avoids frequent switching between two stop bit length.


In smartcard mode, the data bits should be configured as 8 bits, and the parity bit need be configured.

When a parity error is detected by receiver, the transmit data line is pulled low for one baud clock cycle at the end of the stop bit as NACK signal(If USART\_CTRL3.SCNACK is set). This NACK signal will generate a framing error on the transmitter side (transmitter side is configured with 1.5 stop bits).

When the transmitter receives a NACK signal (framing error) from the receiver, it does not detect the NACK as a start bit (according to the ISO protocol, the duration of the received NACK can be 1 or 2 baud clock cycles).

The example given in the following figure illustrates the signal on the data line with and without parity errors.





#### Figure 18-22 Iso7816-3 Asynchronous Protocol


The break frame is not supported in smartcard mode. A 00h data with a framing error will be treated as data instead of a break frame.

In normal mode, data will be shifted out of the transmit shift register on the next baud clock. In smartcard mode is delayed by a minimum of 1/2 baud clock than normal mode.

In normal mode, USART\_STS.TXC is set when a frame containing data is transmitted and USART\_STS.TXDE=1.In smartcard mode, the transmission completion flag (USART\_STS.TXC) is set high when the guard time counter reaches the value (USART\_GTP.GTV[7:0]) and the frame containing data is transmitted. The clearing of the USART\_STS.TXC flag is not affected by the smartcard mode.

The following figure details how USART samples NACK signals.





### Figure 18-23 Use 1.5 Stop Bits to Detect Parity Errors

# **18.5 Interrupt Request**

The various interrupt events of USART are logical OR relations, if the corresponding enable control bit is set, these events can generate their own interrupts, but only one interrupt request can be generated at the same time.

Interrupt Function	Interrupt Event	Event Flag	Enable Bit
	Transmission data register is empty.	TXDE	TXDEIEN
	CTS flag	CTSF	CTSIEN
	Transmission complete	ТХС	TXCIEN
	Receive data ready to be read	RXDNE	RXDNEIEN
USART global interrupt	Data overrun error detected.	ORERR	KADNEIEN
	Idle line detected	IDLEF	IDLEIEN
	Parity error	PEF	PEIEN
	Disconnect flag	LINBDF	LINBDIEN
	Noise, overrun error and framing error in multi- buffer communication	NEF/OREF/FEF	ERRIEN <sup>(1)</sup>

 Table 18-7 USART Interrupt Request



Note: <sup>(1)</sup> This flag bit is used only when DMA is used to receive data(USART\_CTRL3.DMARXEN=1).

# **18.6 Mode Support**

Communication Mode	USART1	USART2
Asynchronous mode	Y	Y
Hardware flow control mode	Y	Y
DMA communication mode	Y	Y
Multiprocessor	Y	Y
Synchronous mode	Y	Y
Smartcard mode	Y	Y
Single-wire half duplex mode	Y	Y
IrDA infrared mode	Y	Y
LIN	Y	Y

#### Table 18-8 USART Mode Setting<sup>(1)</sup>

*Note:* <sup>(1)</sup> Y = support this mode,  $\overline{N = do}$  not support this mode

# **18.7 USART Register**

### 18.7.1 USART Register Overview

#### Table 18-9 USART Register Overview

Offset	Register	31	30	29	80	27	T	26	24	,	23	21		19	18	11	16	15	14	13	12	Ξ	10	6	×	7	9	5	4	3	2	1	0
	USART_STS															-	1	1	CTSF	LINBDF 8	TXDE .	TXC	RXDNE :	IDLEF 4	OREF	NEF	FEF	PEF (					
000h	Reset Value		Reserved 0																EI 0	1	1	0	0	0	0	0	0						
004h	USART_DAT		Reserved																			DA	TV[8	:0]									
	Reset Value																								0	0	0	0	0	0	0	0	0
008h	USART_BRCF								Res	erv	ed											DIV	/_Inte	ger[1	1:0]					D	IV_D [3:	ecima 0]	1
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00Ch	USART_CTRL1									R	leserve	d								UEN	ML	MUM	PCEN	PSEL	PEIEN	TXDEIEN	TXCIEN	RXDNEIEN	IDLEIEN	TXEN	RXEN	RCVWU	SDBRK
	Reset Value		0 0 0													0	0	0	0	0	0	0	0	0	0	0							



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	6	5	4	3	2	1	0	
010h	USART_CTRL2		Reserved														TREN STPB STPB IN TO THE STPB STPB IN TO THE STPP IN THE STPP IN THE STPP IN TO THE STPP IN THE STPP INT THE STPP INTE STPP IN THE STPP INTE STPP INTE STPP INTE S				CLKPOL	CLKPHA	LBCLK	Reserved	LINBDIEN	LINBDL	Reserved	ADDR[3:0						
	Reset Value		· · · · · · · · · · · · · · · · · · ·														0	0	0	0	0	0	0		0	0		0	0	0	0			
014h	USART_CTRL3										R	eserv	ed										CTSIEN	CTSEN	RTSEN	DMATXEN	DMARXEN	SCMEN	SCNACK	HDMEN	IRDALP	IRDAMEN	ERRIEN	
	Reset Value																						0	0	0	0	0	0	0	0	0	0	0	
018h	USART_GTP							]	Rese	rved	1										GTV	[7:0]							PSCV	/[7:0]				
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

# 18.7.2 USART Status Register (USART\_STS)

Address offset : 0x00

Reset value : 0x0000 00C0

31															16
	1	1	1	1	1	1	Rese	rved	1			1			
15					10	9	8	7	6	5	4	3	2	1	0
		Rese	erved			CTSF	LINBDF	TXDE	TXC	RXDNE	IDLEF	OREF	NEF	FEF	PEF
	•			•		rc_w0	rc_w0	r	rc_w0	rc_w0	r	r	r	r	r

Bit Field	Name	Description
31:10	Reserved	Reserved, the reset value must be maintained
9	CTSF	CTS flag
		If USART_CTRL3.CTSEN bit is set, this bit is set by hardware when the nCTS input
		changes. If USART_CTRL3.CTSIEN bit is set, an interrupt will be generated.
		This bit is cleared by software.
		0:nCTS status line has not changed.
		1:nCTS status line changes.
		Note: This bit is invalid for UART5/6.
8	LINBDF	LIN break detection flag.
		If USART_CTRL2.LINMEN bit is set, this bit is set by hardware when LIN
		disconnection is detected. If USART_CTRL2.LINBDIEN bit is set, an interrupt will be
		generated.
		This bit is cleared by software.
		0: LIN break character not detected.
		1: LIN break character detected.
7	TXDE	The Transmit data register empty.
		Set to 1 after power-on reset or data to be sent has been sent to the shift register. Setting
		USART_CTRL1.TXDEIEN will generate an interrupt.
		This bit is cleared to 0 when the software writes the data to be sent into USART_DAT.
		0: Transmit data buffer is not empty.
		1: The transmitting data buffer is empty.
6	TXC	Transmission complete.



Bit Field	Name	Description
		This bit is set to 1 after power-on reset. If USART_STS.TXDE is set, this bit is set when
		the current data transmission is completed.
		Setting USART_CTRL1.TXCIEN bit will generate an interrupt.
		This bit is cleared by software.
		0: Transmitting did not complete.
		1: Send completed.
5	RXDNE	The Read data register not empty.
		This bit is set when the read data buffer receives data from the shift register. When
		USART_CTRL1.RXDNEIEN bit is set, an interrupt will be generated.
		Software can clear this bit by writing 0 to it or reading the USART_DAT register.
		0: The read data buffer is empty.
		1: The read data buffer is not empty.
4	IDLEF	IDLE line detected flag.
		Within one frame time, the idle state is detected at the RX pin, and this bit is set to 1.
		When USART_CTRL1.IDLEIEN bit is set, an interrupt will be generated.
		The software can clear this bit by reading USART_STS first and then reading
		USART_DAT.
		0: No idle frame detected.
		1: idle frame detected.
		Note: IDLEF bit will not be set high again until USART_STS.RXDNE bit is set (that is,
		an idle line is detected again).
3	OREF	Overrun error
		With RXDNE set, this bit is set if the USART_DAT register receives data from the shift
		register. When USART_CTRL3.ERRIEN bit is set, an interrupt will be generated.
		The software can clear this bit by reading USART_STS first and then reading
		USART_DAT.
		0: No overrun error was detected.
		1: Overflow error detected.
2	NEF	Noise error flag.
		When noise is detected in the received frame, this bit is set by hardware. It is cleared by
		the software sequence (read first USART_STS, read USART_DAT again).
		0: No noise error detected.
		1: Noise error detected.
		Note: this bit will not generate an interrupt because it appears with
		USART_STS.RXDNE, and the hardware will generate an interrupt when setting the
		USART_STS.RXDNE flag. In the multi-buffer communication mode, if the
		USART_CTRL3.ERRIEN bit is set, an interrupt will be generated when the NEF flag is
		set.
1	FEF	Framing error.
		When the data is not synchronized or a large amount of noise is detected, and the stop
		bit is not received and recognized at the expected time, it will be judged that a framing
		error has been detected, and this bit will be set to 1. First read USART_STS, then read
		USART_DAT can cleared this bit.
	1	—




Bit Field	Name	Description
		0: No framing errors were detected.
		1: A framing error or a Break Character is detected.
		Note: this bit will not generate an interrupt because it appears with
		USART_STS.RXDNE, and the hardware will generate an interrupt when setting the
		USART_STS.RXDNE flag. If the currently transmitted data has both framing errors and
		overload errors, the hardware will continue to transmit the data and only set the
		USART_STS.OREF flag bit.
		In the multi-buffer communication mode, if the USART_CTRL3.ERRIEN bit is set, an
		interrupt will be generated when the FEF flag is set.
0	PEF	Parity error.
		This bit is set when the parity bit of the received data frame is different from the
		expected check value.
		The software can clear this bit by reading USART_STS first and then reading
		USART_DAT.
		0: No parity error was detected.
		1: Parity error detected.

# 18.7.3 USART Data Register (USART\_DAT)

Address offset : 0x04

Reset value : undefined (uncertain value)



Bit Field	Name	Description
31:9	Reserved	Reserved, the reset value must be maintained
8:0	DATV[8:0]	Data value
		Contains the data sent or received; Software can change the transmitted data by writing
		these bits, or read the values of these bits to obtain the received data.
		If parity is enabled, when the transmitted data is written into the register, the highest bit
		of the data (the 7th or 8th bit depends on USART_CTRL1.WL bit) will be replaced by
		the parity bit.

### **18.7.4 USART Baud Rate Register (USART\_BRCF)**

Address offset : 0x08

Reset value : 0x0000 0000

*Note:* When USART\_CTRL1.UEN=1, this register cannot be written; The baud counter stops counting if USART\_CTRL1.TXEN or USART\_CTRL1.RXEN are disabled respectively.



# nsing.com.sg

31													16
		1				Rese	erved		1		1	1	
15		•	1						4	3			0
				DIV_Inte	eger[11:0]						DIV_Dec	imal[3:0]	
				rv	w						r	w	

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:4	DIV_Integer [11:0]	Integer part of baud rate divider.
3:0	DIV_Decimal[3:0]	Fractional part of baud rate divider.

### 18.7.5 USART Control Register 1 Register (USART\_CTRL1)

Address offset : 0x0C

Reset value : 0x0000 0000

31															16
		1	1	1			Rese	erved	1			1	1		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	UEN	WL	WUM	PCEN	PSEL	PEIEN	TXDE IEN	TXC IEN	RXDNE IEN	IDLE IEN	TXEN	RXEN	RCVWU	SDBRK
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained
13	UEN	USART enable
		When this bit is cleared, the divider and output of USART stop working after the current
		byte transmission is completed to reduce power consumption. Software can set or clear
		this bit.
		0:USART is disabled.
		1:USART is enabled.
12	WL	Word length.
		0:8 data bits.
		1:9 data bits.
		Note: If data is in transfer, this bit cannot be configured.
11	WUM	Wake up mode from mute mode.
		0: Idle frame wake up.
		1: Address identifier wake up.
10	PCEN	Parity control enable
		0: Parity control is disabled.
		1: Parity control is enabled.
9	PSEL	Parity selection.
		0: even check.
		1: odd check.
8	PEIEN	PE interrupt enable



Bit Field	Name	Description
		If this bit is set to 1, an interrupt is generated when USART_STS.PEF bit is set.
		0: Parity error interrupt is disabled.
		1: Parity error interrupt is enabled.
7	TXDEIEN	TXDE interrupt enable
		If this bit is set to 1, an interrupt is generated when USART_STS.TXDE bit is set.
		0: Send buffer empty interrupt is disabled.
		1: Send buffer empty interrupt is enabled.
6	TXCIEN	Transmit complete interrupt enable.
		If this bit is set to 1, an interrupt is generated when USART_STS.TXC is set.
		0: Transmission completion interrupt is disabled.
		1: Transmission completion interrupt is enabled.
5	RXDNEIEN	RXDNE interrupt enable
		If this bit is set to 1, an interrupt is generated when USART_STS.RXDNE or
		USART_STS.OREF is set.
		0: Data buffer non-empty interrupt o and overrun error interrupt are disabled.
		1: Data buffer non-empty interrupt o and overrun error interrupt are enabled.
4	IDLEIEN	IDLE interrupt enable.
		If this bit is set to 1, an interrupt is generated when USART_STS.IDLEF is set.
		0:IDLE line detection interrupt is disabled.
		1: IDLE line detection interrupt is enabled.
3	TXEN	Transmitter enable.
		0: The transmitter is disabled.
		1: the transmitter is enabled.
2	RXEN	Receiver enable
		0: The receiver is disabled.
		1: the receiver is enabled.
1	RCVWU	The receiver wakes up
		Software can set this bit to 1 to make USART enter mute mode, and clear this bit to 0
		to wake up USART.
		In idle frame wake-up mode (USART_CTRL1.WUM=0), this bit is cleared by hardware
		when an idle frame is detected. In address wake-up mode (USART_CTRL1.WUM=1),
		when an address matching frame is received, this bit is cleared by hardware. Or when
		an address mismatch frame is received, it is set to 1 by hardware.
		0: The receiver is in normal operation mode.
		1: The receiver is in mute mode.
0	SDBRK	Send Break Character.
		The software transmits a break character by setting this bit to 1.
		This bit is cleared by hardware during stop bit of the break frame transmission.
		0: No break character was sent.
		1: Send a break character.

# 18.7.6 USART Control Register 2 Register (USART\_CTRL2)

Address offset : 0x10



#### Reset value : 0x0000 0000

31															16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3			
Reserved	LINMEN	STPE	B[1:0]			CLKPHA	LBCLK	Reserved	LINBD IEN	LINBDL	Reserved		ADDI	R[3:0]	
	rw	r	w	rw	rw	rw	rw		rw	rw			r	N	

31:15       Reserved       Reserved, the reset value must be maintained         14       LINMEN       LIN mode enable         0:LIN mode is disabled       0:LIN mode enabled         13:12       STPB[1:0]       STOP bits.         00:1 stop bit.       01:0.5 stop bit.         10:2 stop bit.       10:2 stop bit.         11       CLKEN       Clock enable         0:CK pin is disabled       1:CK pin enabled	
0:LIN mode is disabled         1:LIN mode enabled         13:12       STPB[1:0]         STOP bits.         00:1 stop bit.         01:0.5 stop bit.         10:2 stop bit.         11:1.5 stop bit.         Note: For UART5/6, only one stop bit and two stop bits are valid.         11       CLKEN         Clock enable         0:CK pin is disabled         1:CK pin enabled	
1:LIN mode enabled         13:12       STPB[1:0]       STOP bits.         00:1 stop bit.       01:0.5 stop bit.         10:2 stop bit.       11:1.5 stop bit.         11       CLKEN       Clock enable         0:CK pin is disabled       1:CK pin enabled	
13:12       STPB[1:0]       STOP bits.         00:1 stop bit.       00:1 stop bit.         11:0.5 stop bit.       10:2 stop bit.         11:1.5 stop bit.       11:1.5 stop bit.         11       CLKEN       Clock enable         0:CK pin is disabled       1:CK pin enabled	
00:1 stop bit.         01:0.5 stop bit.         10:2 stop bit.         11:1.5 stop bit.         Note: For UART5/6, only one stop bit and two stop bits are valid.         11         CLKEN         Clock enable         0:CK pin is disabled         1:CK pin enabled	
01:0.5 stop bit.         10:2 stop bit.         11:1.5 stop bit.         Note: For UART5/6, only one stop bit and two stop bits are valid.         11         CLKEN         Clock enable         0:CK pin is disabled         1:CK pin enabled	
10:2 stop bit.         11:1.5 stop bit.         Note: For UART5/6, only one stop bit and two stop bits are valid.         11       CLKEN         Clock enable         0:CK pin is disabled         1:CK pin enabled	
11:1.5 stop bit.         Note: For UART5/6, only one stop bit and two stop bits are valid.         11       CLKEN         Clock enable         0:CK pin is disabled         1:CK pin enabled	
Note: For UART5/6, only one stop bit and two stop bits are valid.         11       CLKEN         Clock enable         0:CK pin is disabled         1:CK pin enabled	
11     CLKEN     Clock enable       0:CK pin is disabled     1:CK pin enabled	
0:CK pin is disabled 1:CK pin enabled	
1:CK pin enabled	
Note: This bit is invalid for UART5/6.	
· · · · · · · · · · · · · · · · · · ·	
10 CLKPOL Clock polarity.	
This bit is used to set the polarity of CK pin in synchronous mode.	
0: CK pin remains low when it is not transmitted to the outside.	
1: CK pin remains high when it is not sent to the outside.	
Note: This bit is invalid for UART5/6.	
9 CLKPHA Clock phase.	
This bit is used to set the phase of CK pin in synchronous mode.	
0: Sample the first data at the first clock edge.	
1: Sample the first data at the second clock edge.	
Note: This bit is invalid for UART5/6.	
8 LBCLK The Last bit clock pulse.	
This bit is used to set whether the clock pulse corresponding to the last transmit	ted data
byte (MSB) is output on CK pin in synchronous mode.	
0: The clock pulse of the last bit of data is not output from CK.	
1: The clock pulse of the last bit of data will be output from CK.	
Note: This bit is invalid for UART5/6.	
7 Reserved Reserved, the reset value must be maintained	
6 LINBDIEN LIN break detection interrupt enable.	
If this bit is set to 1, an interrupt will be generated when USART_STS.LINBE	)F bit is
set.	
0: Disconnect signal detection interrupt is disabled.	




Bit Field	Name	Description
		1: Turn-off signal detection interrupt enabled
5	LINBDL	LIN break detection length.
		This bit is used to set the length of the break frame.
		0:10 bit break detection
		1:11 bit break detection
		Note: LINBDL can be used to control the detection length of Break Characters in LIN
		mode and other modes, and the detection length is the same as that in LIN mode.
4	Reserved	Reserved, the reset value must be maintained
3:0	ADDR[3:0]	USART address.
		Used in the mute mode of multiprocessor communication, using address identification
		to wake up a USART device.
		In address wake-up mode (USART_CTRL1.WUM=1), if the lower four bits of the
		received data frame are not equal to the ADDR[3:0] value, USART will enter the mute
		mode; If the lower four bits of the received data frame are equal to the ADDR[3:0]
		value, USART will be awakened.

*Note: These three bits (USART\_CTRL2.CLKPOL, USART\_CTRL2.CLKPHA, USART\_CTRL2.LBCLK) cannot be overwritten after enabling transmission.* 

### 18.7.7 USART Control Register 3 Register (USART\_CTRL3)

Address offset : 0x14

Reset value : 0x0000 0000



Bit Field	Name	Description
31:11	Reserved	Reserved, the reset value must be maintained
10	CTSIEN	CTS interrupt enable.
		If this bit is set to 1, an interrupt will be generated when USART_STS.CTSF bit is set.
		0:CTS interrupt is disabled.
		1:CTS interrupt is enabled.
		Note: This bit is invalid for UART5/6.
9	CTSEN	CTS enable.
		This bit is used to enable the CTS hardware flow control function.
		0:CTS hardware flow control is disabled.
		1:CTS hardware flow control is enabled.
		Note: This bit is invalid for UART5/6.
8	RTSEN	RTS enable.
		This bit is used to enable RTS hardware flow control function.



Bit Field	Name	Description
		0:RTS hardware flow control is disabled.
		1:RTS hardware flow control is enabled.
		Note: This bit is invalid for UART5/6.
7	DMATXEN	DMA transmitter enable.
		0:DMA transmission mode is disabled.
		1:DMA transmission mode is enabled.
6	DMARXEN	DMA receiver enable.
		0:DMA receive mode is disabled.
		1:DMA receive mode is enabled.
5	SCMEN	Smartcard mode enable.
		This bit is used to enable Smartcard mode.
		0: Smartcard mode is disabled.
		1: Smartcard mode is enabled.
		Note: This bit is invalid for UART5/6.
4	SCNACK	Smartcard NACK enable.
		This bit is used for Smartcard mode to enable transmitting NACK when parity error
		occurs.
		0: Do not send NACK when there is a parity error.
		1: send NACK when there is a parity error.
		Note: This bit is invalid for UART5/6.
3	HDMEN	Half-duplex mode enable.
		This bit is used to enable half-duplex mode.
		0: Half-duplex mode is disabled.
		1: Half-duplex mode is enabled.
2	IRDALP	IrDA low-power mode.
		This bit is used to select the low power consumption mode for IrDA mode.
		0: Normal mode.
		1: Low power mode.
1	IRDAMEN	IrDA mode enable.
		0:IrDA is disabled.
		1:IrDA is enabled.
0	ERRIEN	Error interrupt enable.
		When DMA receive mode (USART_CTRL3.DMARXEN=1) is enabled, an interrupt
		will be generated when USART_STS.FEF, USART_STS. OREF or USART_STS. NEF
		bit is set.
		0: Error interrupt is disabled.
		1: Error interrupt enabled.

## 18.7.8 USART Guard Time And Prescaler Register (USART\_GTP)

Address offset : 0x18

Reset value : 0x0000 0000



## nsing.com.sg

31		 					 			 	16
				,	Rese	erved					
15					8	7					0
	1	GTV	[7:0]			,		PSCV	/[7:0]		
		 r	w					r	w	 	

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:8	GTV[7:0]	Guard time value in Smartcard mode.
		This bit field specifies the guard time in baud clock. In Smartcard mode, this function
		is required. The setting time of USART_STS.TXC flag is delayed by GTV[7:0] baud
		clock cycles.
		Note: This bit is invalid for UART5/6.
7:0	PSCV[7:0]	Prescaler value.
		In IrDA low power consumption mode:
		these bits are used to set the prescaler coefficient for dividing the peripheral clock
		(PCLK1/PCLK2) to generate low power consumption frequency.
		00000000: reserved-do not write this value.
		00000001: divide the source clock by 1.
		11111111: divide the source clock by 255.
		In IrDA normal mode:
		PSCV can only be set to 00000001.
		In Smartcard mode:
		PSCV[4:0] is used to set the prescaler of Smartcard clock generated by peripheral clock
		(PCLK1/PCLK2).
		Coefficient. The actual prescaler coefficient of is twice the set value of PSCV[4:0].
		0000: reserved-do not write this value.
		0001: Divide the source clock by 2.
		0010: Divide the source clock by 4.
		1111: Divide the source clock by 62.
		In Smartcard mode, PSCV[7:5] is reserved.
		Note: This bit is invalid for UART5/6.

## **N**SING

## 19 Low Power Universal Asynchronous Receiver Transmitter

## **19.1 Introduction**

Low power universal asynchronous receiver transmitter (LPUART) is a low power, full duplex, asynchronous serial communication interface. The LPUART can be clocked by HSI, HSE, LSI, LSE, SYSCLK and PCLK1. If 32.768khz LSE is selected as the clock source, the LPUART can operate in STOP low-power mode with a maximum communications up to 9600bps. The LPUART supports receiving data wake-up. By configuring wake-up events, the CPU in STOP2 mode can be woken up.

At the same time, when MCU operates in RUN mode, The LPUART can also be used as a common asynchronous serial interface. Users can switch the clock source to HSI, HSE, SYSCLK and PCLK1 to obtain higher communication speed.

## **19.2 Main Features**


- Full duplex, asynchronous communication;
- NRZ standard format;
- Fractional baud rate generator system, baud rate programmable, used for trasmitting and receiving up to 3Mbits/s
- Programmable data word length (8 or 9 bits)
- Configurable stop bit, supporting 1 or 2 stop bits;
- LIN master's ability to send synchronous interrupters and LIN slave's ability to detect interrupters. When USART hardware is configured as LIN, it generates 13 bit interrupters and detects 10/11 bit interrupters
- Output clock for synchronous transmission;
- IrDA SIR encoder decoder, supports 3/16 bit duration in normal mode;
- Smartcard simulation function;
  - The smartcard interface supports the asynchronous smartcard protocol defined in ISO7816-3.
  - 0.5 and 1.5 stop bits for smartcards;
- Single-wire half duplex communication;
- Configurable multi-buffer communication using DMA, receiving/trasmitting bytes in SRAM using centralized DMA buffer;
- Independent transmitter and receiver enable bits;
- Test flag
  - Receive buffer is full
  - Send buffer empty
  - End of transmission flag
- Parity control
  - Send parity bit



- Verify the received data
- Four error detection flags;
  - Overrun error
  - Noise error
  - Frame error
  - Parity error
- Ten interrupt sources with flags
  - CTS change
  - LIN disconnect detection
  - Transmit data register is empty
  - Send complete
  - Received data register is full
  - Bus was detected to be idle
  - Overrun error
  - Frame error
  - Noise error
  - Parity error
- Multi-processor communication, if the address does not match, then enter the silent mode;
- Wake up from silent mode (via idle bus detection or address flag detection)
- Two ways to wake up the receiver: address bit (MSB, bit 9), Bus idle



## **19.3 Functional Block Diagram**



#### Figure 19-1 LPUART Block Diagram

## **19.4 Function Description**

As shown in Figure 19-1, bidirectional LPUART communication requires at least two pins: receiving data input (RX) and transmitting data output (TX).

RX(Receive Data Input): When the number of samples is 3, data and noise can be distinguished.

TX(Transmit Data Output): When transmitting is enabled, the pin defaults to be high level.

The following pins are required in hardware flow control mode:

CTS (Clear To Send): When transmitter detects that CTS is valid (low level), the next data is transmitted.



RTS (Request To Send): When receiver is ready to receive new data, pull the RTS pin low.

LPUART has the following characteristics:

- The bus should be in an Idle state when not transmitting or receiving
- One start bit
- One data word (8 bits) with LSB first
- One stop bit, indicating the end of a data frame
- A status register (LPUART\_STS)
- Data register (LPUART\_DAT)
- Two baud rate configuration registers (LPUART\_BRCFG1 and LPUART\_BRCFG2) using fractional baud rate generators:16-bit integer and 8-bit decimal representations


For specific definitions of each bit in the registers above, please refer to Section 19.6 of register Description.

## **19.4.1 LPUART Frame Format**

The LPUART data length is fixed at 8 bits (refer to Figure 19-2). During the start bit, TX pin is at a low level and during the stop bit it is at a high level. The parity bit follows the data when enabled.

Both transmitting and receiving are driven by two different baud clock generators. When the LPUART\_CTRL.TXEN of transmitter is set, the corresponding baud clock generator generates baud clock. When the start bit is received, the receiver's corresponding baud clock generator generates the clock.





Note: in this chapter, unless special instruction, setting means that a register is set to state '1', and resetting or clearing means that a register is set to state '0'. Hardware or programs may set or clear a register. Please refer to this chapter for details.

## 19.4.2 Transmitter

When the transmit Enable bit (LPUART\_CTRL.TXEN) is set and there is data in the buffer, the transmitter sends 8-bit data. The data in the shift register is output on the TX pin.

#### **Transmission process**

During an LPUART transmission, the LSB of the data is shifted out on TX pin. In this mode, the LPUART\_DAT register contains a buffer between the internal bus and the transmitter shift register (refer to Figure 19-1).

Each character is preceded by a low level starting bit; and is terminated by a stop bit.

## **N**SING

## nsing.com.sg

Note: You cannot reset the LPUART\_CTRL.TXEN bit during data transmission, otherwise the data on the TX pin will be corrupted because the baud rate counter stops counting. The current data being transmitted will be lost.

The setps for LPUART to transmission data as follows:

- 1. Configure baud rate, parity check, DMA, flow control, etc.
- 2. Set the LPUART\_CTRL.TXEN bit to enable data transmission.
- 3. Write data to the LPUART\_DAT register.
- 4. Check if the LPUART\_STS.TXC flag is set, it means the transmission is over. If the flag is set, write 1 to the LPUART\_STS.TXC bit to clear the flag.
- 5. Check the LPUART\_STS.PEF bit to confirm whether the parity is wrong.
- 6. Otherwise, go to step 3 and transmit the next data.

Note: Be sure to initialize the LPUART module before using the transmitter.

Initialization of LPUART proceeds as follows:

- 1. Set all flag bits in the LPUART\_STS register to clear the interrupt flag.
- 2. To enable the interrupt function, configure LPUART\_INTEN.
- 3. Set LPUART\_CTRL.FLUSH, clear the RX buffer.

When transmit data:

- After configuring the baud rate and setting LPUART\_CTRL.TXEN, the CPU can write directly to the LPUART\_DAT register to tranmit data.
- When a frame transmission is completed (after the stop bit is transmitted), the LPUART\_STS.TXC bit is set. If the LPUART\_INTEN.TXCIEN bit is set, an interrupt occurs immediately.
- After the last data byte is written to the LPUART\_DAT register, you must wait for LPUART\_STS.TXC=1 before shutting down the LPUART module or setting the microcontroller into low-power mode.



Software Write Data0 directly Software clears TXC and Software clears TXC and enable TXEN writes Data2 in in LPUART DAT writes Data1 in LPUART DAT without waiting LPUART\_DAT LPUART DAT Data0 Data 1 Data2 TXC flag Set by hardware Set by hardware Set by hardware Send stop bit Send stop bit Send stop bit and set TXC and set TXC and set TXC Data 0 frame Stop bit Data 1 frame Stop bit Data 2 frame TX line

## Figure 19-3 TXC Changes During Transmission

nsing.com.sg

## 19.4.3 Receiver

#### Start bit detection

If the LPUART\_CTRL.SMPCNT bit is 0, that is, the number of samples is 3, when there are at least two 0s in the three sample numbers, the start bit is valid. Otherwise it will be invalid.

Sampling Values	NF State	Received Bit Value	Start Bit Validity
000	0	0	effective
001	1	0	effective
010	1	0	effective
011	1	1	invalid
100	1	0	effective
101	1	1	invalid
110	1	1	invalid
111	0	1	invalid

#### **Receive process**

During LPUART reception, the LSB of data are first moved in from the RX pin. In this mode, the LPUART\_DAT register contains a buffer between the internal APB bus and the receive shift register.

The steps for LPUART to receive data are as follows:

- 1. Configure baud rate, parity check, wake up event, sampling mode, DMA, flow control, etc.
- 2. Check the interrupt flags of the LPUART\_STS register: buffer not empty, buffer half full, buffer full, buffer overrun;



- 3. Read the data by reading the LPUART\_DAT register.
- 4. Return to step 2 and continue receiving data.

## Note: Please be sure to initialize the LPUART module before using the receiver.

When receiving a data frame:

- The LPUART\_STS.FIFO\_NE bit is set, and the contents of the shift Register are transmitted to the RDR (Receiver Data Register). In other words, the data has been received and can be read (including its associated error flags).
- If the LPUART\_INTEN.FIFO\_NEIEN bit is set, an interrupt is generated.
- Frame errors (parity detection errors), noise or overrun errors are detected during reception, so the error flag will be set.
- In multi-buffer communication mode, the LPUART\_STS.FIFO\_NE flag bit is set after each byte received and cleared by DMA's read operation on the data register.
- In single buffer mode, the software can clear LPUART\_STS.FIFO\_NE bits by reading the LPUART\_DAT register or by writing 0.The LPUART\_STS.FIFO\_NE bit must be cleared before the end of the next frame of data reception to avoid overrun errors.

#### **Overrun error**

The LPUART receiving data buffer has a total of 32 bytes. The LPUART\_STS.FIFO\_FU flag will be set after receiving 32 bytes of data. If the buffer data is not read out in time, causing the LPUART\_STS.FIFO\_FU not to be reset in time and an overrun error occurs when the next character is received. This character will be discarded by the hardware. Data can only be transmitted from the shift register to the receiving data buffer if the LPUART\_STS.FIFO\_FU bit is cleared. If the next data has been received or the previous DMA request has not been served, the LPUART\_STS.FIFO\_FU flag is still set and an overrun error occurs.


When an overrun error occurs:

- The LPUART\_STS.FIFO\_OV bit is set.
- The receiving data buffer content will not be lost. Reading the LPUART\_DAT register still returns the previous data.
- The contents of the shift register will be overwritten. Any subsequent data received will be lost.
- If the LPUART\_INTEN.FIFO\_OVIE bit is set, an interrupt is generated.
- LPUART\_STS.FIFO\_OV can be reset by reading the LPUART\_DAT register.

#### Noise error

Noise errors use an over-sampling technique (if the LPUART\_CTRL.SMPCNT bit is 0, that is, the number of samples is 3) to recover data by distinguishing valid input data from noise.





## Figure 19-4 Data Sampling for Noise Detection

Table 19-1 Data Sampling for Noise Detection

Sampling Values	NF State	Received Bit Value
000	0	0
001	1	0
010	1	0
011	1	1
100	1	0
101	1	1
110	1	1
111	0	1

When noise is detected in a receiving frame, you can do the following:

- If three sample values are inconsistent, set the LPUART\_STS.NF flag immediately.
- The received data is transmitted from the shift register to the buffer.
- Software write 1 clears the LPUART\_STS.NF flag bit.

## 19.4.4 Fractional Baud Rate Generation

Baud rate prescaler coefficient is divided into 16-bit integer part and 8-bit decimal part. The baud rate generator uses the value of the combination of these two parts to determine the baud rate. The LPUART can generate standard baud rates due to having a fractional baud rate divider.

Baud rate prescaler coefficient (LPUARTDIV) has the following relationship with system clock (PCLK) :

TX/RX baud rate =  $f_{CLK}$ /(LPUARTDIV)

Here the  $f_{CLK}$  is the clock for LPUART (the clock source of LPUART can be HSI, HSE, LSI, LSE, SYSCLK, or PCLK1). The value of LPUARTDIV is set in the baud rate configuration registers LPUART\_BRCFG1 and LPUART\_BRCFG2

Note: After writing LPART\_BRCFG1 and LPUART\_BRCFG2, the baud rate counter is replaced with the new value of the



baud rate register. Therefore, do not change the value of the baud rate register during communication.

## Configure baud rates through LPUART\_BRCFG1 and LPUART\_BRRCFG2

Example, baud rate = 4800bps, clock frequency = 32768Hz.

 $LPUARTDIV = 32768/4800 = 6.82667. \ LPUART_BRCFG1 = 6 \ and \ the \ value \ of \ LPUART_BRCFG2 \ is \ calculated \ by adding \ fractions \ in \ the \ table \ below \ (the \ value \ of \ LPUART_BRCFG2 \ is \ 0xEFh).$ 

Decimal Addition	Carry to The Next Integer	Bit Field	Value
0.82667 + 0.82667 = 1.65333	YES	DECIMAL0	1
1.65333 + 0.82667 = 2.48000	YES	DECIMAL1	1
2.48000 + 0.82667 = 3.30667	YES	DECIMAL2	1
3.30667 + 0.82667 = 4.13333	YES	DECIMAL3	1
4.13333 + 0.82667 = 4.96000	NO	DECIMAL4	0
4.96000 + 0.82667 = 5.78667	YES	DECIMAL5	1
5.78667 + 0.82667 = 6.61333	YES	DECIMAL6	1
6.61333 + 0.82667 = 7.44000	YES	DECIMAL7	1

When LSE clock (32.768KHz) is used, the values of baud rate configuration registers LPUART\_BRCFG1 and LPUART\_BRCFG2 with different baud rate. Settings are as follows:

Baud Rate	Divisor	LPUART_BRCFG1	LPUART_BRCFG2
300	109.2267	6Dh	88h
600	54.6133	36h	ADh
1200	27.3067	1Bh	24h
2400	13.6533	0Dh	6Dh
4800	6.8267	06h	EFh
9600	3.4133	03h	4Ah

Note: The lower the clock frequency of the CPU, the lower the accuracy of a particular baud rate.

## **19.4.5** Parity Control

Reset the LPUART\_CTRL.PCDIS bit, enable parity control (generate a parity bit when transmitting, parity check when receiving), set or reset the LPUART\_CTRL.PSEL bit to select odd or even patity. LPUART frame formats are listed in the table below.



### **Table 19-2 Parity Frame Format**

PCDIS Bit	LPUART Frame
0	Start bit   8-bit data   parity bit   stop bit
1	Start bit   8 bits data   stop bit

Transmission mode: Parity is enabled by resetting the LPUART\_CTRL.PCDIS bit. If parity fails, the LPUART\_STS.PEF flag is set to '1', and an interrupt occurs if LPUART\_INTEN.PEIE is set.

## Odd parity: LPUART\_CTRL.PSEL=1.

Make the number of '1' in one frame data (including parity bit) be an odd number. For example: if Data=11000101, there are 4 '1's, then the parity bit will be '1' (5 '1' in total).

Even parity: LPUART\_CTRL.PSEL=0.

Make the number of '1' in one frame data (including parity bit) be an even number. For example: if Data=11000101, there are 4 '1's, then the parity bit will be '0' (4 '1' in total).

## 19.4.6 DMA Application

The LPUART can access the transmit data register (TDR) and receive buffer respectively through DMA.

## **DMA transmission**


The steps for assigning a DMA channel to the LPUART transmissions are as follows (x indicates the channel number) :

- 1. Configure the LPUART\_DAT register address as the destination address for DMA transmission, and the memory address as the source address for DMA transmission.
- 2. Set the total number of bytes to be transmitted.
- 3. Set the channel priority.
- 4. Configure to generate DMA interrupts when the transmission is half or all complete.
- 5. Activate the channel.

Completing a DMA transmission will generate an interrupt on the corresponding DMA channel. In transmission mode, when the DMA has finished the data transmission, the DMA controller sets the DMA\_INTSTS.TXCFx flag. The LPUART\_STS.TXC flag bit is asserted by the hardware to indicate that the transmission is completed. The software needs wait for LPUART\_STS.TXC=1.



## Figure 19-5 transmission Using DMA



#### **DMA** reception


The steps for assigning a DMA channel to the LPUART receiving are as follows (x indicates the channel number) :

- 1. Configure the LPUART\_DAT register address as the source address for transmission and the memory address as the destination address for transmission through the DMA configuration register.
- 2. Configure the number of DMA bytes to be transmitted.
- 3. Configure the channel priority on the DMA register for data transmission.
- 4. Configure interrupts to generate DMA interrupts when the transmission is half or all complete.
- 5. Activate the channel.

When the DAM controller completes the specified transmission amount for reception, the DMA controller generates an interrupt on the DMA channel's interrupt vector.



## Figure 19-6 Receiving with DMA



## 19.4.7 Hardware Flow Control

Hardware flow control functions through CTS input and RTS output. The following figure shows how two devices are connected in this mode.




Figure 19-7 Hardware Flow Control Between Two LPUART

RTS and CTS flow control can be independently enabled by setting LPUART\_CTRL.RTSEN and LPUART\_CTRL.CTSEN.


## **RTS flow control**

If RTS flow control is enabled (LPUART\_CTRL.RTSEN=1), the RTS will be driven high (active) when the RTS threshold condition is achieved, otherwise it will be driven low. The timing of RTS effectiveness can be selected by the LPUART\_CTRL.RTS\_THSEL[1:0] bits. The RTS threshold can be selected to be effective when the FIFO is half full, 3/4



full, or full. Below is an example of communication with RTS flow control enabled.






#### **CTS flow control**

If CTS flow control is enabled (LPUART\_CTRL.CTSEN=1), the transmitter will check the CTS pin to decide whether to transmit data before transmitting the next frame. If the CTS is pulled low (effective), the transmitter transmits data (assuming that data is ready to be transmitted). If the CTS is pulled up during transmission, the transmission of the current data frame is stopped after transmission.

If CTS flow control is enabled (LPUART\_CTRL.CTSEN=1), the signal of CTS pin will be changed. Refer to Figure 19-9 for enabling CTS flow control.



#### **Figure 19-9 CTS Flow Control**

## 19.4.8 Low Power Wakeup

The LPUART can operate in STOP mode, if the LPUART\_CTRL.WUSTP is set, it can wake up the system on EXTI line 22 when a specific waking up event occurs.



The LPUART waking up event can be handled in the following ways (through the LPUART\_CTRL.WUSEL[1:0]) :

- A waking up event is generated when a start bit is detected
- A waking up event is generated when the receive buffer non-empty flag is set
- A waking up event is generated when data is received and the first byte matches LPUART\_WUDAT[7:0]
- A waking up event is generated when data is received and four bytes match LPUART\_WUDAT[31:0]

When waking up event occurs, the LPUART\_STS.WUF bit will be set.

## **19.5 Interrupt Request**

		•	
Interrupt Function	Interrupt Event	Event Flag	Enable Bit
	Parity check error	PEF	PEIE
	TX complete	TXC	TXCIE
	Receive buffer overrun	FIFO_OV	FIFO_OVIE
LPUART global interrupt	Receive buffer full	FIFO_FU	FIFO_FUIE
	Receive buffer half full	FIFO_HF	FIFO_HFIE
	Receive buffer not empty	FIFO_NE	FIFO_NEIE
	Wake up in STOP mode	WUF	WUFIE

**Table 19-3 LPUART Interrupt Requests** 

LPUART interrupt events are in a logical OR relationship. If the corresponding enable control bit is set, these events can generate their own interrupt, but only one interrupt request can be generated at the same time.

## **19.6 LPUART Registers**

## 19.6.1 LPUART Register Overview

## Table 19-4 LPUART Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	~	7	6	5	4	3	2	1	0
000h	LPUART_STS											R	eserve	ed											NF	WUF	CTS	FIFO_NE	FIFO_HF	FIFO_FU	FIFO_OV	TXC	PEF
	Reset Value																								0	0	0	0	0	0	0	0	0
004h	LPUART_INTEN												Re	eserve	d												WUFIE	FIFO_NEIE	FIFO_HFIE	FIFO_FUIE	FIFO_OVIE	TXCIE	PEIE
	Reset Value																										0	0	0	0	0	0	0
008h	LPUART_CTRL								Re	eserve	d								SMPCNT		SEL :0]	RTSEN	CTSEN	RTS_THS	EL [1:0]	WUSTP	DMA_RXEN	DMA_TXEN	LOOPBACK	PCDIS	FLUSH	TXEN	PSEL
	Reset Value																		0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
00Ch	LPUART_BRCFG1								Rese	rved														IN	TEGI	ER[15	:0]						
	Reset Value																	0	0	0	0	0	0	0	1	0	1	1	1	0	1	0	0



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	6	5	4	3	2	1	0
010h	LPUART_DAT												Rese	rved															DAT	[7:0]			
	Reset Value																									0	0	0	0	0	0	0	0
014h	LPUART_BRCFG2												Rese	rved														DE	ECIM	AL[7	:0]		
	Reset Value																									0	0	0	0	0	0	0	0
018h	LPUART_WUDAT															W	UDA'	T[31:	0]														
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 19.6.2 LPUART Status Register (LPUART\_STS)

Address offset: 0x00

Reset value: 0x0000 0000

31	-	-	-	-	-	-	-				-	-			16
	1	1		I			Rese	rved		1	I	I	· ·		
	1	1	1	1	1	1	1	1		1	1	1	ı – – – 1		1
15						9	8	7	6	5	4	3	2	1	0
			Reserved				NF	WUF	CTS	FIFO_NE	FIFO_HF	FIFO_FU	FIFO_OV	TXC	PEF
							rc_w1	rc_w1	r	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bit Field	Name	Description
31:9	Reserved	Reserved, the reset value must be maintained.
8	NF	Noise detected flag.
		When noise is detected in the received frame, this bit is set by hardware. This bit is
		cleared by the software.
		0: No noise is detected.
		1: Noise is detected.
7	WUF	Wakeup from STOP mode Flag.
		0: No wake up event is detected.
		1: A wake up event is detected.
6	CTS	CTS signal (hardware flow control) flag.
		Once the sender requests to transmit data, it is ready to receive it.
		0: CTS line is reset.
		1: CTS line is set.
5	FIFO_NE	FIFO non-empty flag.
		0: Buffer is empty.
		1: Buffer is not empty.RX data is ready to be read
4	FIFO_HF	FIFO half full flag.
		0: Buffer is not half full.
		1: Buffer is half full.RX data should be read before the buffer is full
3	FIFO_FU	FIFO full flag.
		0: Buffer is not full.
		1: Buffers is full.RX data should be read out in preparation for receiving new data
2	FIFO_OV	FIFO overrun flag.
		0: Buffer did not overrun
		1: Buffer overrun.




Bit Field	Name	Description			
1	TXC	TX complete flag.			
		0: TX is disabled or not complete.			
		1: TX transmission is complete.			
0	PEF	Parity check error flag.			
		0: No parity error detected.			
		1: Parity error detected			

## 19.6.3 LPUART Interrupt Enable Register (LPUART\_INTEN)

Address offset: 0x04

Reset value: 0x0000 0000



Bit Field	Name	Description
31:7	Reserved	Reserved, the reset value must be maintained.
6	WUFIE	Wake up interrupt enable
		0: Disable wake up interrupt
		1: Enable wake up interrupt
5	FIFO_NEIE	Receive buffer not empty interrupt enable
		0: Disable buffer non-empty interrupt
		1: Enable buffer non-empty interrupt
4	FOFO_HFIE	Receive buffer half-full interrupt enable
		0: Disables buffer half-full interrupt
		1: Enables buffer half-full interrupt
3	FOFO_FUIE	Receive buffer full interrupt enable
		0: Disables buffer full interrupt
		1: Enable buffer full interrupt
2	FIFO_OVIE	Receive buffer overrun interrupt enable
		0: Disables buffer overrun interrupt
		1: Enable buffer overrun interrupt
1	TXCIE	TX complete interrupt enable
		0: Disable TX complete interrupt
		1: Enable TX complete interrupt
0	PEIE	Parity check error interrupt enable
		0: Disable parity error interrupt
		1: Enable parity error interrupt

## **19.6.4** LPUART Control Register (LPUART\_CTRL)

Address offset: 0x08



## Reset value: 0x0000 0200

	1 1		I	I			I	I			I	I	1		I
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	SMPCNT	WUSE	EL[1:0]	RTSEN	CTSEN	RTS_TH	SEL[1:0]	WUSTP	DMA RXEN	DMA TXEN	LOOP BACK	PCDIS	FLUSH	TXEN	PSEL
	rw	r	w	rw	rw	rv	w	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:15	Reserved	Reserved, the reset value must be maintained.
14	SMPCNT	Specify sampling method
		0: 3 sample bits, noise detection is allowed (LPUARTDIV should be large
		enough, such as greater than 10)
		1: 1 sample bits, closed noise detection
13:12	WUSEL[1:0]	Wake up event selection.
		00: Start bit detection
		01: Non-empty detection of receive buffer
		10: A configurable receive byte
		11: A programmable 4-byte frame
11	RTSEN	RTS hardware flow control enable
		0: Disables RTS hardware flow control
		1: Enables RTS hardware flow control
10	CTSEN	CTS hardware flow control enable
		0: Disables CTS hardware flow control
		1: Enables CTS hardware flow control
9:8	RTS_THSEL[1:0]	RTS threshold selection
		00: When FIFO is half full, RTS is effective (pull up)
		x1: When FIFO is 3/4 full, RTS effective (pull up)
		10: When FIFO is full, RTS effective (pull up)
7	WUSTP	LPUART STOP mode wakeup enabled
		0: Cannot wake up STOP mode
		1: Can wake up the STOP mode
6	DMA_RXEN	DMA RX request enable
5	DMA_TXEN	DMA TX request enable
4	LOOKBACK	Loopback self-test
		0: Normal mode
		1: Loopback self-test mode
3	PCDIS	Parity control
		0: Enables parity bit
		1: Disables parity bit
2	FLUSH	Clear receive buffer
		0: Disables buffer clear
		1: Clear buffer content
1	TXEN	TX enable



Bit Field	Name	Description
		0: Disables TX
		1: Enables TX
0	PSEL	Odd parity enable
		0: Even parity
		1: Odd parity

## 19.6.5 LPUART Baud Rate Configuration Register 1 (LPUART\_BRCFG1)

Address offset: 0x0C

Reset value: 0x0000 0174

31		-	-	i	i		-	 -	 -	r	 16
						Rese	rved				
								1			
15											 0
						INTEGE	ER[15:0]				
						r	N	1			

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	INTEGER[15:0]	Baud rate configuration register 1.
		The calculation of baud rate configuration register 1 is as follows:
		If the baud rate is 9600bps and the clock frequency is 32768Hz.
		LPUARTDIV = 32768/9600 = 3.4133
		In this case, the integer part of the LPUARTDIV is 3 and the decimal part is
		0.4133.LPUART_BRCFG1 = 3.LPUART_BRCFG2 will be used for baud rate
		error correction.For the 3-bit sampling method with noise detection characteristics,
		LPUARTDIV is not large enough at this time, so 1-bit sampling method should be
		adopted to avoid sampling error.

## 19.6.6 LPUART Data Register (LPUART\_DAT)

Address offset: 0x10

Reset value: 0x0000 0000



Bit Field	Name	Description			
31:8	Reserved	Reserved, the reset value must be maintained.			
7:0	DAT[7:0]	Write to the data register when sending			
		Read the data register when receiving			



## 19.6.7 LPUART Baud Rate Configuration Register 2 (LPUART\_BRCFG2)

Address offset: 0x14

Reset value: 0x0000 0000

31												16
	 I			I	Rese	rved				•	1	
						1				1	1	
15	 				8	7						0
		Rese	rved					DECIM	AL[7:0]			
								r	w			

Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7:0	DECIMAL[7:0]	Baud rate configuration register 2 is used for baud rate error correction at low
		frequencies.For example,
		If the baud rate is 4800bps and the clock frequency is 32768Hz.
		LPUARTDIV = 32768/4800 = 6.8266
		LPUART_BRCFG1 = 6.In this case, to correct the baud rate error, you should
		configure register 2 with baud rate. For details on how to configure register 2, refer
		to the section "Fractional Baud Rate Generation".

## 19.6.8 LPUART Wake Up Data Register (LPUART\_WUDAT)

Address offset: 0x18

Reset value: 0x0000 0000



rw

Bit Field	Name	Description
31:0	WUDAT[31:0]	When LPUART_CTRL.WUSEL[1:0] = 1x, WUDAT[31:0] is used to check
		whether the conditions for wake up from STOP mode is matched (byte match or
		frame match):
		LPUART_CTRL.WUSEL[1:0] = 10 is used to wake up byte matching. In this case,
		the first byte is valid
		LPUART_CTRL.WUSEL[1:0] = 11 is used to wake up frame matching. In this
		case, all 4 bytes are valid

## **N**SING

## 20 Serial Peripheral Interface/Inter-IC Sound (SPI/ I<sup>2</sup>S)

## **20.1 SPI Introduction**

This module is about SPI/I<sup>2</sup>S. It operates in SPI mode by default, and users can choose to operate in I<sup>2</sup>S mode by setting the registers.

Serial peripheral interface (SPI) can operate in master or slave mode, supports full-duplex and half-duplex high-speed communication modes, and have hardware CRC calculation and configurable multi-master mode.

Inter-IC sound (I<sup>2</sup>S) can operate in master or slave mode in half-duplex communication, and supports four audio standards: Philips I<sup>2</sup>S standard, MSB alignment standard, LSB alignment standard and PCM standard.

The above two interfaces are synchronous serial communication interfaces

## 20.2 SPI and I<sup>2</sup>S Main Features

## 20.2.1 SPI Features

- Full-duplex synchronous transmission;
- Two-wire simplex synchronous transmission with or without a third bidirectional data wire;
- 8-bit or 16-bit transmission frame format selection;
- Master or slave operations;
- Support multi-master mode;
- Fast communication between master mode and slave mode;
- NSS can be managed by software or hardware in both master and slave modes: dynamic change of master/slave modes;
- Programmable clock polarity and phase;
- Programmable data order, MSB before or LSB before;
- Dedicated send and receive flags that trigger interrupts;
- SPI bus busy flag;
- Hardware CRC for reliable communication;
  - In send mode, the CRC value can be sent as the last byte;
  - In full-duplex mode, CRC is automatically performed on the last byte received.
- Master mode failures, overloads, and CRC error flags that trigger interrupts
- Single-byte send and receive buffer with DMA capability: generates send and receive requests
- Maximum interface speed: 12Mbps



## 20.2.2 I<sup>2</sup>S Features


- Half-duplex communication (transmit or receive only);
- Master or slave operations;
- 8-bit linear programmable predivider for accurate audio sampling frequencies (8 KHZ to 96KHz);
- The data format can be 16, 24, or 32 bits;
- Audio channel fixed packet frame is 16 bit (16 bit data frame) or 32 bit (16, 24 or 32 bit data frame);
- Programmable clock polarity (steady state);
- The overflows flag bit in slave transmitting mode and the overflows flag bit in master/slave receiving mode;
- 16-bit data registers are used for transmitting and receiving, with one register at each end of the channel;
- Supported I<sup>2</sup>S protocols:
  - I<sup>2</sup>S Philips standard;
  - MSB alignment standard (left aligned);
  - LSB alignment standard (right aligned);
  - PCM standard (16-bit channel frame with long or short frame synchronization or 16-bit data frame extension to 32-bit channel frame);
- The data direction is always MSB first;
- Both transmit and receive have DMA capability;



## **20.3 SPI Function Description**

## 20.3.1 General Description

## Figure 20-1 SPI Block Diagram



To connected external devices, SPI has four pins, which are as follows:

- SCLK: serial clock pin. Serial clock signal is output from the SCLK pin of master device and input to SCLK pin of slave device.
- MISO: master input/slave output pin. Data is received from the MISO pin of master device and tansmitted by the MISO pin of slave device.
- MOSI: master output/slave input pin. Data is transmitted by the MOSI pin of master device and received from the MOSI pin of slave device.
- NSS: chip select pin. There are two types of NSS pin, internal pin and external pin. If the internal pin detects a high level, SPI operates in the master mode. Conversely, SPI operates in the slave mode. Users can use a standard I/O pin of the master device to control the NSS pin of the slave device.

### Software NSS mode

The software slave device management is enabled when SPI\_CTRL1.SSMEN = 1



The NSS pin is not used in software NSS mode. In this mode the internal NSS signal level is driven by writing the SPI\_CTRL1.SSEL bit (master mode SPI\_CTRL1.SSEL = 1, slave mode SPI\_CTRL1.SSEL = 0).

#### Hardware NSS mode


The software slave device management is disabled when SPI\_CTRL1.SSMEN = 0.

NSS input mode: The NSS output of the master device is disabled (SPI\_CTRL1.MSEL = 1, SPI\_CTRL2.SSOEN = 0), allowing operation in multi-master mode. The master should connect NSS pin to the high level and the slave should connect NSS pin to the low level during the entire data frame transmission.

NSS output mode: NSS output of the master device is enable (SPI\_CTRL1.MSEL = 1, SPI\_CTRL2.SSOEN = 1). SPI as the master device must pull the NSS pin to low level, all device which connected to the master device and set to NSS hardware mode, will detect low level and enter the slave mode automatically. If the master device cannot pull the NSS pin to low level, device will enter the slave mode and generates the master mode failure error.


Note: The choice of software mode or hardware mode depends on whether NSS control is needed in the communication protocol. If not, you can choose the software mode, and release a GPIO pin for other purposes.

Figure 20-2 Selective Management of Hardware/Software



The following figure is an example of the interconnection of single master and single slave devices.





## Figure 20-3 Master and Slave Applications

### Note: NSS pin is set as input

SPI is a ring bus structure. The master device outputs a synchronous clock signal through the SCK pin, the MOSI pin of the master device is connected to the MOSI pin of the slave device, and the MISO pin of the master device is connected to the MISO pin of the slave device, so that data can be transmitted between devices. Continuous data transmission between master and slave, transmitting data to slave through MOSI pin and slave transmitting data to master through MISO pin.

## SPI timing mode

User can selects the clock edge of data capture by setting SPI\_CTRL1.CLKPOL bit and SPI\_CTRL1.CLKPHA bit.


- When CLKPOL = 0, CLKPHA = 0, the SCLK pin will keep low in idle state, and the data will be sampled at the first edge, which is rising edge.
- When CLKPOL = 0, CLKPHA = 1, the SCLK pin will keep low in idle state, and the data will be sampled at the second edge, which is falling edge.
- When CLKPOL = 1, CLKPHA = 0, the SCLK pin will keep high in idle state, and the data will be sampled at the first edge, which is falling edge.
- When CLKPOL = 1, CLKPHA = 1, the SCLK pin will keep high in idle state, and the data will be sampled at the second edge, which is rising edge.

Regardless of the timing mode used, the master and slave configuration must be the same.

Figure 20-4 is the combination timing of four CLKPHA and CLKPOL bits transmitted by SPI when the SPI\_CTRL1.LSBFF = 0.



nsing.com.sg



## Figure 20-4 Data Clock Timing Diagram

## Data format

User can selects the data order by setting the SPI\_CTRL1.LSBFF bit. When SPI\_CTRL1.LSBFF = 0, SPI will transmit the most significant bit (MSB) first; When SPI\_CTRL1.LSBFF = 1, SPI will transmit the least significant bit (LSB) first.

User can selects the data frame by setting the SPI\_CTRL1.DATFF bit.

## 20.3.2 SPI Operating Mode


## Master full duplex mode

Master full duplex mode (SPI\_CTRL1.MSEL = 1, SPI\_CTRL1.BIDIRMODE = 0, SPI\_CTRL1.RONLY = 0). After the first data is written to the SPI\_DAT register, the transmission will start. When the first bit of the data is transmitted, the data bytes are loaded from the data register into the shift register in parallel, and then according to the configuration of the SPI\_CTRL1.LSBFF bit, the data bits follow the MSB or LSB order is serially shifted to the MOSI pin. At the same time, the data received on the MISO pin is serially shifted into the shift register in the same order and then loaded into the SPI\_DAT register in parallel. The software operation process is as follows:



- 1. Set SPI\_CTRL1.SPIEN = 1, Enable SPI module.
- 2. Write the first data to be transmitted into SPI\_DAT register (this operation will clear SPI\_STS.TE bit).
- 3. Wait for SPI\_STS.TE bit to be set to '1', and write the second data to be transmitted into SPI\_DAT. Wait for SPI\_STS.RNE bit to be set to '1', read SPI\_DAT to get the first received data, and the SPI\_STS.RNE bit will be cleared by hardware while reading SPI\_DAT. Repeat the above operation, transmitting subsequent data and receiving n-1 data at the same time;
- 4. Wait for SPI\_STS.RNE bit to be set to '1' to receive the last data;
- 5. Wait for SPI\_STS.TE to be set to 'l', then wait for SPI\_STS.BUSY bit to be cleared and turn off SPI module.

The process of data trasmitting and data receiving can also be implemented in the interrupt handler generated by the rising edge of the SPI\_STS.RNE or SPI\_STS.TE flag.



## Figure 20-5 Change of TE/RNE/BUSY During Continuous Tranmission in Master Full Duplex Mode

#### Master two-wire one-way transmit-only mode


Master two-wire one-way transmit-only mode (SPI\_CTRL1.MSEL = 1, SPI\_CTRL1.BIDIRMODE = 0, SPI\_CTRL1.RONLY = 0). Master two-wire one-way send-only mode is similar to master full-duplex mode. The difference is that this mode will not read the received data, so the SPI\_STS.OVER bit will be set to '1', and the software will ignore it. The software operation process is as follows:

- 1. Enable SPI module, set SPI\_CTRL1.SPIEN = 1.
- 2. Write the first data to be transmitted into SPI DAT register (this operation will clear SPI STS.TE bit).
- 3. Wait for SPI\_STS.TE bit to be set to '1', and write the second data to be transmitted into SPI\_DAT. Repeat this operation to transmit subsequent data;



4. After writing the last data to SPI\_DAT, wait for SPI\_STS.TE bit to set '1'; then wait for SPI\_STS.BUSY bit to be cleared to complete the transmission of all data.

The process of data transmitting can also be implemented in the interrupt handler generated by the rising edge of the TE flag.





#### Master two-wire one-way receive-only mode

Master two-wire one-way receive-only mode (SPI\_CTRL1.MSEL = 1, SPI\_CTRL1.BIDIRMODE = 0, SPI\_CTRL1.RONLY = 1). When SPI\_CTRL1.SPIEN = 1, the receiving process starts. The data bits from the MISO pin are sequentially shifted into the shift register and then loaded into the SPI\_DAT register (receive buffer) in parallel. The software operation process is as follows:


- 1. Enable the receive-only mode (SPI\_CTRL1.RONLY = 1).
- Enable SPI module, set SPI\_CTRL1.SPIEN = 1: in master mode, SCLK clock signal is generated immediately, and serial data is continuously received before SPI is turned off (SPI\_CTRL1.SPIEN = 0); in slave mode, serial data is continuously received when the SPI master device pulls low the NSS signal and generates SCLK clock.
- 3. Wait for SPI\_STS.RNE bit to be set to '1', read the SPI\_DAT register to get the received data, and the SPI\_STS.RNE bit will be cleared by hardware while reading SPI\_DAT register. Repeat this operation to receive all data.

The process of data receiving can also be implemented in the interrupt handler generated by the rising edge of the RNE flag.

Figure 20-7 Change of RNE During Continuous Transmission Occurs in Receive-Only Mode (BIDIRMODE



### = 0 And RONLY = 1)



## Master one-wire bidirectional transmit mode

Master one-wire bidirectional transmit mode (SPI\_CTRL1.MSEL = 1, SPI\_CTRL1.BIDIRMODE = 1, SPI\_CTRL1.BIDIROEN = 1, SPI\_CTRL1.RONLY = 0). After the data is written to the SPI\_DAT register (send buffer), the transmission process starts. This mode does not receive data. At the same time as the first data bit is transmitted, the data to be transmitted is loaded into the shift register in parallel, and then according to the configuration of the SPI\_CTRL1.LSBFF bit, the SPI serially shifts the data bits to the MOSI pin in MSB or LSB order.

The software operation flow of the master one-wire bidirectional transmit mode is the same as that of the transmit-only mode.

#### Master one-wire bidirectional receive mode

Master one-wire bidirectional receive mode (SPI\_CTRL1.MSEL = 1, SPI\_CTRL1.BIDIRMODE = 1, SPI\_CTRL1.BIDIROEN = 0, SPI\_CTRL1.RONLY = 0). When SPI\_CTRL1.SPIEN = 1, the receiving process starts. There is no data output in this mode, the received data bits are sequentially and serially shifted into the shift register, and then loaded into the SPI\_DAT register (receive buffer) in parallel.


The software operation flow of the master one-wire bidirectional receive mode is the same as that of the receive-only mode.

#### Slave full duplex mode

Slave full duplex mode (SPI\_CTRL1.MSEL = 0, SPI\_CTRL1.BIDIRMODE = 0 and SPI\_CTRL1.RONLY = 0). The data transmission process begins when the slave device receives the first clock edge. Before the master starts data transmission, software must ensure that the data to be transmitted is written to the SPI\_DAT register.





### Figure 20-8 Change of TE/RNE/BUSY During The Slave Is Continuously Transmitting in Full Duplex Mode



#### Slave two-wire one-way transmit-only mode

Slave two-wire one-way transmit-only mode (SPI\_CTRL1.MSEL = 0, SPI\_CTRL1.BIDIRMODE = 0 and SPI\_CTRL1.RONLY = 0).





#### Slave two-wire one-way receive-only mode

Slave two-wire one-way receive-only mode (SPI\_CTRL1.MSEL = 0, SPI\_CTRL1.BIDIRMODE = 0 and SPI\_CTRL1.RONLY = 1). The data receiving process begins when the slave device receives the clock signal and the first data bit from the MOSI pin. The received data bits are sequentially and consecutively shifted serially into an shift register



and then loaded into the SPI\_DAT register (receive buffer) in parallel.

## Slave one-wire bidirectional transmit mode

Slave one-wire bidirectional transmit mode (SPI\_CTRL1.MSEL = 0, SPI\_CTRL1.BIDIRMODE = 1 and SPI\_CTRL1.BIDIROEN = 1). When the slave device receives the first edge of the clock signal, the transmitting process starts. No data is received in this mode, and the software must ensure that the data to be transmitted has been written in the SPI DAT register before the SPI slave device starts data transmission.

### Slave one-wire bidirectional receive mode

Slave one-wire bidirectional receive mode (SPI\_CTRL1.MSEL = 0, SPI\_CTRL1.BIDIRMODE = 1 and SPI\_CTRL1.BIDIROEN = 0). Data receiving begins when the slave device receives the first clock edge and a data bit from the MOSI pin. There is no data output in this mode, the received data bits are sequentially and consecutively shifted serially into an shift register, and then loaded into the SPI\_DAT register (receive buffer) in parallel.

Note: The software operation process of the slave can refer to the master.

## **SPI** initialization process

- 1. The baud rate of serial clock is defined by the SPI\_CTRL1.BR[2:0] bits (this step is ignored if it is working in slave mode).
- 2. Select the clock priority(SPI\_CTRL1.CLKPOL) and phase (SPI\_CTRL1.CLKPHA) to define the phase relationship between data transmission and serial clock (refer to Figure 20-4).
- 3. Set SPI\_CTRL1.DATFF bit to define 8-bit or 16-bit data frame format.
- 4. Configure the SPI\_CTRL1.LSBFF bit to define the order of data bit transmission as LSB or MSB.
- 5. Configure the NSS mode as described above for the NSS function.
- 6. Operating mode is configured by SPI\_CTRL1.MSEL bit, SPI\_CTRL1.BIDIRMODE bit, SPI\_CTRL1.BIDIROEN bit and SPI\_CTRL1.RONLY bit.
- 7. Set the SPI\_CTRL1.SPIEN = 1 to enable SPI.

#### Basic transmit and receive process

When SPI transmits a data frame, it firstly loads the data frame from the data buffer into the shift register, then starts to transmit the loaded data. When the data is transferred from the transmission buffer to the shift register, the transmission buffer empty flag is set (SPI\_STS.TE = 1), and the next data can be loaded into the transmission buffer; if the TEINTEN bit is set (SPI\_CTRL2.TEINTEN = 1), an interrupt will be generated; writing data to the SPI\_DAT register will clear the SPI\_STS.TE bit.

At the last edge of the sampling clock, when the data is transferred from the shift register to the receive buffer, the receive buffer non-empty flag is set (SPI\_STS.RNE = 1), at this time the data is ready and can be read from the SPI\_DAT register; if the receive buffer non-empty interrupt is enabled (SPI\_CTRL2.RNEINTEN = 1), an interrupt will be generated; the SPI\_STS.RNE bit can be cleared by reading the SPI\_DAT register data.

In master mode, the transmitting process starts when data is written to the transmission buffer. If the next data has been written into the SPI\_DAT register before the current data frame transmitting is completed, the continuous transmission function can be achieved.

In slave mode, the NSS pin is low, and when the first clock edge arrives, the transmission process begins. In order to avoid



accidental data transmission, software must write data to the transmit buffer before data transmission (it is recommended to enable the SPI module before the host transmits the clock).

In some configurations, when the last data is transmitted, the BUSY flag (SPI\_STS.BUSY) can be used to wait for the end of the data transmitting.


### Continuous and discontinuous transmission

When transmitting data in master mode, if the software is fast enough to detect each TE (SPI\_STS.TE) rising edge (or TE interrupt), and the data is written to the SPI\_DAT register immediately before the end of the ongoing transmission. At this time, the SPI clock remains continuous between the transmission of data items, and the SPI\_STS.BUSY bit will not be cleared, continuous communication can be achieved.

If the software is not fast enough, it will result in discontinuous communication; in this case, the SPI\_STS.BUSY bit is cleared between the transmission of each data items (refer to figure below).

In master receive-only mode (SPI\_CTRL1.RONLY = 1), communication is always continuous and the BUSY flag (SPI\_STS.BUSY) is always high.

In slave mode, the continuity of communication is determined by the SPI master device. However, even if the communication is continuous, the BUSY flag (SPI\_STS.BUSY) will be low for at least one SPI clock cycle between each data item (refer to Figure 20-4).



# Figure 20-10 Change Of TE/BUSY During BIDIRMODE = 0 and RONLY = 0 Are Transmitted Discontinuously.

## 20.3.3 Status Flag

The SPI\_STS register has 3 flag bits to monitor the status of the SPI:

## Send buffer empty flag bit (TE)

When the transmission buffer is empty, the TE flag (SPI\_STS.TE) is set to 1, which means that new data can be written into the SPI\_DAT register. When the transmission buffer is not empty, the hardware will clear this flag to 0.

#### Receive buffer non-empty flag bit (RNE)

When the receive buffer is not empty, the RNE flag (SPI\_STS.RNE) is set to 1, so the user knows that there is data in the receive buffer. After reading the SPI\_DAT register, the hardware will set this flag to 0.



## **BUSY flag bit (BUSY)**

When the transmission starts, the hardware sets the BUSY flag (SPI\_STS.BUSY) to 1, and after the transmission ends, the hardware sets the BUSY flag to 0.

Only when the device is in the master one-wire bidirectional receive mode, the BUSY flag (SPI\_STS.BUSY) will be set to 0 when the communication is in progress.

The BUSY flag (SPI\_STS.BUSY) will be cleared to 0 in the following cases:

- End of transmission (except for continuous communication in master mode);
- Disable the SPI module (SPI\_CTRL1.SPIEN = 0);
- The master mode error occurs (SPI\_STS.MODERR = 1)

When the communication is discontinuous: the BUSY flag (SPI\_STS.BUSY) is cleared to '0' between the transmission of each data item.

When communication is continuous: in master mode, the BUSY flag (SPI\_STS.BUSY) remains high during the entire transmission process; In slave mode, the BUSY flag (SPI\_STS.BUSY) will be low for 1 SPI clock cycle between each data item transmission. So do not use the BUSY flag to handle the transmitting and receiving of each data item.

## 20.3.4 Disabling The SPI

To disable the SPI module, different operation modes require different operation steps.

## Master or slave full duplex mode

- 1. Wait for the RNE flag (SPI STS.RNE) to be set to 1 and the last byte to be received;
- 2. Wait for the TE flag (SPI\_STS.TE) to be set to 1;
- 3. Wait for the BUSY flag (SPI\_STS.BUSY) to be cleared to 0;
- 4. Disable the SPI module (SPI\_CTRL1.SPIEN = 0).

#### One-way tranmit-only mode or bidirectional transmit mode for master or slave

- 1. After writing the last byte to the SPI\_DAT register, wait for the TE flag (SPI\_STS.TE) to be set to 1;
- 2. Wait for the BUSY flag (SPI\_STS.BUSY) to be cleared to 0;
- 3. Disable the SPI module (SPI\_CTRL1.SPIEN = 0).

#### One-way receive-only mode or bidirectional receive mode for master

- 1. Wait for the penultimate RNE (SPI\_STS.RNE) to be set to 1;
- 2. Before disabling the SPI module (SPI\_CTRL1.SPIEN = 0), wait for 1 SPI clock cycle (using software delay);
- 3. Wait for the last RNE (SPI\_STS.RNE) to be set before entering shutdown mode (or turning off the SPI module clock).

#### One-way receive-only mode or bidirectional receive mode for slave

- 1. The SPI module can be disabled at any time (SPI\_CTRL1.SPIEN = 0), and after the current transmission is over, the SPI module will be disabled;
- 2. If you want to enter the shutdown mode, you must wait for the BUSY flag (SPI\_STS.BUSY) to be set to 0 before entering the shutdown mode (or turn off the SPI module clock).



## 20.3.5 SPI Communication Using DMA


Users can choose DMA for SPI data transmission, the application program can be released, and the system efficiency can be greatly improved.

When the transmission buffer DMA is enabled (SPI\_CTRL2.TDMAEN = 1), each time the TE flag (SPI\_STS.TE) bit is 1, a DMA request will be generated, and the DMA will automatically write the data to the SPI\_DAT register, which will clear the TE flag (SPI\_STS.TE) bit. When the receive buffer DMA is enabled (SPI\_CTRL2.RDMAEN = 1), each time the RNE flag (SPI\_STS.RNE) bit is set to 1, a DMA request will be generated, and the DMA will automatically read the SPI\_DAT register, which will clear the RNE flag (SPI\_STS.RNE) bit is set to 1, a DMA request will be generated, and the DMA will automatically read the SPI\_DAT register, which will clear the RNE flag (SPI\_STS.RNE) bit.

When the SPI is only used for transmitting data, only the transmission DMA channel of the SPI needs to be enabled (SPI CTRL2.TDMAEN = 1).

When the SPI is only used for receiving data, only the receive DMA channel of the SPI needs to be enabled (SPI\_CTRL2.RDMAEN = 1).


In transmit mode, after DMA has transmitted all the data to be transmitted (DMA\_INTSTS.TXCF = 1), BUSY flag (SPI\_STS.BUSY) can monitor to confirm whether SPI communication is over, which can avoid destroying the transmission of the last data when the SPI is disabled or enters the shutdown mode. Therefore, the software needs to wait for the TE flag (SPI\_STS.TE) bit to be set to 1, and wait for the BUSY flag (SPI\_STS.BUSY) bit to be set to 0.



## Figure 20-11 Transmission Using DMA

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg





## Figure 20-12 Reception Using DMA

## 20.3.6 CRC Calculation

The SPI contains two independent CRC calculators for data transmitting and data reveiving to ensure the correctness of data transmission. According to the transmitting and receiving data frame format, CRC adopts different calculation methods, the 8-bit data frame format adopts CRC8, and the 16-bit data frame format adopts CRC16. The polynomial used in the SPI CRC calculation is set by the SPI\_CRCPOLY register, and the user enables the CRC calculation by setting the SPI CTRL1.CRCEN = 1.

In transmit mode, after the last data is written into the transmission buffer, set the SPI\_CTRL1.CRCNEXT = 1, which indicates that the hardware will start transmitting the CRC value (SPI\_CRCTDAT value) after transmitting the data. When the CRC is transmitted, the CRC calculation will stop.

In receive mode, after the penultimate data frame is received, set the SPI\_CTRL1.CRCNEXT = 1. The received CRC and SPI\_CRCRDAT values are compared, if they are different, the SPI\_STS.CRCERR bit is set to 1. If the SPI\_CTRL2.ERRINTEN bit is set to 1, an interrupt will be generated.

In order to keep the synchronization of the next CRC calculation result of the master-slave device, the user should clear the CRC value of the master-slave device. Setting the SPI\_CTRL1.CRCEN bit resets the SPI\_CRCRDAT and SPI\_CRCTDAT registers. Take the following steps in order: SPI\_CTRL1.SPIEN = 0; SPI\_CTRL1.CRCEN = 0; SPI\_CTRL1.CRCEN = 1; SPI\_CTRL1.SPIEN = 1.

Most importantly, when the SPI is configured in slave mode and CRC is enabled, as long as there is a clock pulse on SCLK pin, the CRC calculation will still be performed even if the NSS pin is high. This situation is common when the master device communicates with multiple slave devices alternately, so it is necessary to avoid CRC misoperation.

When the SPI hardware CRC check is enabled (SPI\_CTRL1.CRCEN = 1) and the DMA is enabled, the hardware automatically completes the transmission and reception of CRC bytes when the communication ends.

## 20.3.7 Error Flag

Master mode failure error (MODERR)



The following two conditions will cause the master mode failure error:

- In NSS pin hardware management mode, the master device NSS pin is pulled low;
- In NSS pin software management mode, the SPI\_CTRL1.SSEL bit is set to 0.

When a master mode failure error occurs, the SPI\_STS.MODERR bit is set to 1. An interrupt is generated if the user enables the corresponding interrupt (SPI\_CTRL2.ERRINTEN=1). The SPI\_CTRL1.SPIEN bit and SPI\_CTRL1.MSEL bit will be write protected and both are cleared by hardware. SPI is disabled and forced into slave mode

Software performs a read or write operation to the SPI\_STS register, then writes to the SPI\_CTRL1 register to clear the SPI\_STS.MODERR bit (in multi-master mode, the master's NSS pin must be pulled high first).

Normally, the SPI\_STS.MODERR bit of the slave cannot be set to 1. However, in a multi-master configuration, the slave's SPI\_STS.MODERR bit may be set to 1. In this case, the SPI\_STS.MODERR bit indicates that there is a multi-master collision. The interrupt routine can perform a reset or return to the default state to recover from an error state.

### **Overflow error (OVER)**

When the SPI\_STS.RNE bit is set to 1, but there is still data transmitted into the receive buffer, an overflow error will occur. At this time, the overflow flag SPI\_STS.OVER bit is set to 1. An interrupt is generated if the user enables the corresponding interrupt (SPI\_CTRL2.ERRINTEN = 1). All received data is lost and the SPI\_DAT register retains only previously unread data.

Reading the SPI\_DAT register and the SPI\_STS register sequentially can clear the SPI\_STS.OVER bit

### CRC error (CRCERR)

The CRC error flag is used to verify the validity of the received data. A CRC error occurs when the received CRC value does not match the SPI\_CRCRDAT value. At this time, the SPI\_STS.CRCERR flag bit is set to '1', and an interrupt will be generated if the user enables the corresponding interrupt (SPI\_CTRL2.ERRINTEN = 1).

## 20.3.8 SPI Interrupt


### **Table 20-1 SPI Interrupt Request**


Interrupt Event	Event Flag Bit	Enable Control Bit
Send buffer empty flag	TE	TEINTEN
Receive buffer non empty flag	RNE	RNEINTEN
Master mode failure event	MODERR	
Overflow error	OVER	ERRINTEN
CRC error flag	CRCERR	



# **20.4 I<sup>2</sup>S Function Description**

The block diagram of I<sup>2</sup>S is shown in the figure below:





The I<sup>2</sup>S interface uses the same pins, flags and interrupts as the SPI interface. Setting the SPI\_I2SCFG.MODSEL = 1 selects the I<sup>2</sup>S audio interface.

I<sup>2</sup>S has a total of 4 pins, 3 of which are shared with SPI:

- CLK: Serial clock (shared with SCLK pin), CLK generates a pulse every time 1-bit audio data is transmitted.
- SD: Serial data (shared with MOSI pin), used for data transmission and receive;
- WS: Channel selection (shared with NSS pin), used as data control signal output in master mode, and used as input in slave mode;
- MCLK: master clock (independent mapping, optional), output 256 × Fs clock signal to ensure better synchronization between systems.



### Note: F<sub>S</sub> is the sampling frequency of audio signal

In master mode,  $I^2S$  uses its own clock generator to generate clock signals for communication, and this clock generator is also the clock source of the master clock output (SPI\_I2SPREDIV.MCLKOEN = 1, the master clock output is enabled).

## 20.4.1 Supported Audio Protocols

Four audio standards can be selected by setting the SPI\_I2SCFG.STDSEL[1:0] bits:

- I<sup>2</sup>S Philips standard
- MSB alignment standard
- LSB alignment standard
- PCM standard

The audio data of the left channel and the right channel are usually time-multiplexed, and the left channel always transmits data before the right channel. By checking the SPI\_STS.CHSIDE bit, the user can distinguish which channel the received data belongs to. However, in the PCM audio standard, the CHSIDE bit has no meaning.

By setting the SPI\_I2SCFG.TDATLEN bits, the user can set the length of the data to be transmitted, and set the data bit width of the channel by setting the SPI\_I2SCFG.CHBITS bits. There are 4 data formats for transmitting data as follows:

- 16-bit data is packed into a 16-bit data frame
- 16-bit data is packed into a 32-bit data frame (the first 16 bits are the significant data, and the last 16 bits are set to 0 by hardware)
- 24-bit data is packed into a 32-bit data frame (the first 24 bits data are the significant data, and the latter 8-bit data is set to 0 by hardware)
- 32-bit data is packed into a 32-bit data frame

I<sup>2</sup>S uses the same SPI\_DAT register as SPI to transmit and receive 16-bit wide data. If I<sup>2</sup>S needs to transmit or receive 24bit or 32-bit wide data, the CPU needs to read or write the SPI\_DAT register twice. On the other hand, when I<sup>2</sup>S transmits or receives 16-bit wide data, the CPU only needs to read or write the SPI\_DAT register once.

Regardless of which data format and communication standard is used, I<sup>2</sup>S always transmits the the most significant bit (MSB) first.

### I<sup>2</sup>S Philips standard

Using the I<sup>2</sup>S Philips standard, the device that transmits data changes the data on the falling edge of the clock, and the device that receives data samples the data on the rising edge of the clock. The WS signal should be valid one clock before the first data bit (MSB) is transmitted and will change on the falling edge of the clock signal.







Figure 20-14 I<sup>2</sup>S Philips Protocol Waveform (16/32-Bit Full Precision, CLKPOL = 0)

Figure 20-15 I<sup>2</sup>S Philips Protocol Standard Waveform (24-Bit Frame, CLKPOL = 0)




If the 24-bit data needs to be packaged into 32-bit data frame format, the CPU needs to read or write the SPI\_DAT register twice during each frame of data transmission. For example, if the user transmits 24-bit data 0x95AA66, the CPU will first write 0x95AA into the SPI\_DAT register, and then write 0x66XX into the SPI\_DAT register (only the upper 8-bit data is valid, the lower 8-bit data is meaningless and can be any value); if the user receives 24-bit data 0x95AA66, the CPU will first read the SPI\_DAT register to get 0x95AA, and then read the SPI\_DAT register to get 0x6600 (only the upper 8-bit data is valid, and the lower 8-bit data is always 0).

Figure 20-16 I<sup>2</sup>S Philips Protocol Standard Waveform (16-Bit Extended To 32-Bit Packet Frame, CLKPOL =







If 16-bit data needs to be packed into 32-bit data frame format, the CPU only needs to read or write the SPI\_DAT register once for each frame of data transmission. The lower 16 bits of data for expansion to 32 bits are always set to 0x0000. For example, if the user transmits or receives 16-bit data 0x89C1 (extended to 32-bit data is 0x89C10000). In the process of transmitting data, the upper 16-bit half word (0x89C1) needs to be written into the SPI\_DAT register; the user can write new data until the SPI\_STS.TE bit is set. An interrupt is generated if the user enables the corresponding interrupt. The transmitting is performed by hardware, even if the last 16 bits (0x0000) are not transmitted, the hardware will set the TE (SPI\_STS.TE) bit to 1 and the corresponding interrupt will be generated. In the process of receiving data, the RNE flag (SPI\_STS.RNE) will be set to 1 after each time the device receives the upper 16-bit halfword (0x89C1). An interrupt is generated if the user enables the corresponding interrupt is generated if the user enables the corresponding on the set of 1 after each time the device receives the upper 16-bit halfword (0x89C1). An interrupt is generated if the user enables the corresponding interrupt. In this way, the CPU has more time between 2 reads and writes, which can prevent underflow or overflow from happening.

### MSB alignment standard

In the MSB alignment standard, the device transmits the data on the falling edge of the clock, and the device receives the data on the rising edge of the clock. The WS signal and the first data bit (MSB) are generated simultaneously.

The standard data receiving and transmitting processing mode is the same as I<sup>2</sup>S Philips standard.









Figure 20-17 The MSB Is Aligned with 16-Bit or 32-Bit Full Precision, CLKPOL = 0.








Figure 20-19 MSB-Aligned 16-Bit Data Is Extended to 32-Bit Packet Frame, CLKPOL = 0






### LSB alignment standard

In 16-bit or 32-bit full-accuracy frame format, LSB alignment standard is the same as MSB alignment standard.



## Figure 20-20 LSB Alignment 16-Bit or 32-Bit Full Precision, CLKPOL = 0

Figure 20-21 LSB Aligns 24-Bit Data, CLKPOL = 0



If the 24-bit data needs to be packed into the 32-bit data frame format, the CPU needs to read or write the SPI\_DAT register twice during each frame of data transmission. For example, if the user transmits 24-bit data 0x95AA66, the CPU will first write 0xXX95 (only the lower 8-bit data is valid, the upper 8-bit data is meaningless and can be any value) into the SPI\_DAT register, and then write 0xAA66 into the SPI\_DAT register. If the user receives 24-bit data 0x95AA66, the CPU will first read the SPI\_DAT register to get 0x0095 (only the lower 8 bits are valid, the upper 8 bits are always 0), and then read the SPI\_DAT register to get 0xAA66.






Figure 20-22 LSB Aligned 16-Bit Data Is Extended to 32-Bit Packet Frame, CLKPOL = 0

If the 16-bit data needs to be packaged into a 32-bit data frame format, the CPU only needs to read or write the SPI\_DAT register once for each frame of data transmission. The upper 16 bits of extended to 32 bits data are set to 0x0000 by hardware, if the user transmits or receives 16-bit data 0x89C1 (extended to 32-bit data is 0x000089C1). In the process of transmitting data, the upper 16-bit half word (0x0000) needs to be written to the SPI\_DAT register first; once the valid data starts to be transmit, the next TE (SPI\_STS.TE) event will be generated. In the process of receiving data, once the device receives valid data, the RNE (SPI\_STS.RNE) event will be generated. In this way, the CPU has more time between 2 reads and writes, which can prevent underflow or overflow from happening.

### **PCM standard**

In the PCM standard, there are two frame structures, short frame and long frame. The user can select the frame structure by setting the SPI\_I2SCFG.PCMFSYNC bits. The WS signal indicates frame synchronization information. The WS signal for synchronizing long frames is 13 bits effective; the WS signal length for synchronizing short frames is 1 bit.

The standard data receiving and traning processing mode is the same as I<sup>2</sup>S Philips standard.





Figure 20-23 PCM Standard Waveform (16 Bits)

476 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg






## Figure 20-24 PCM Standard Waveform (16-Bit Extended To 32-Bit Packet Frame)

# 20.4.2 Clock Generator

In the master mode, the linear divider needs to be set correctly in order to obtain the desired audio frequency.



### Figure 20-25 I<sup>2</sup>S Clock Generator Structure

Note: The clock source of I<sup>2</sup>Sx CLK is HSI, HSE or PLL system clock that drives AHB clock.

The bit rate of I<sup>2</sup>S determines the data flow on the I<sup>2</sup>S data line and the frequency of the I<sup>2</sup>S clock signal.

 $I^2S$  bit rate = number of bits per channel × number of channels × sampling audio frequency

For a signal with left and right channels and 16-bit audio, the I<sup>2</sup>S bit rate is calculated as:

I<sup>2</sup>S bit rate = 
$$16 \times 2 \times F_S$$

If the packet length is 32 bits, there are:

I<sup>2</sup>S bit rate = 
$$32 \times 2 \times F_S$$

477 / 585

NSING Technologies Ptc. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



# 16-bit or 32-bit left channel 16-bit or 32-bit right channel 32-bit or 64-bit Fs: Audio sampling frequency Sampling point

### Figure 20-26 Audio Sampling Frequency Definition

The sampling signal frequency of the audio can be set by setting the SPI\_I2SPREDIV.ODD\_EVEN bit and the SPI\_I2SPREDIV.LDIV[7:0] bits. The audio can be sampled at 96kHz, 48kHz, 44.1kHz, 32kHz, 22.05kHz, 16kHz, 11.025kHz, or 8kHz (or any value within this range). Set the linear divider according to the following formula:

When MCLKOEN = 1 and CHBITS= 0,  $F_S = I^2 Sx \ CLK / [(16 \times 2) \times ((2 \times LDIV) + ODD_EVEN) \times 8]$ When MCLKOEN = 1 and CHBITS = 1,  $F_S = I^2 Sx \ CLK / [(32 \times 2) \times ((2 \times LDIV) + ODD_EVEN) \times 4]$ When MCLKOEN = 0 and CHBITS = 0,  $F_S = I^2 Sx \ CLK / [(16 \times 2) \times ((2 \times LDIV) + ODD_EVEN)]$ When MCLKOEN = 0 and CHBITS = 1,  $F_S = I^2 Sx \ CLK / [(32 \times 2) \times ((2 \times LDIV) + ODD_EVEN)]$ 

The exact audio frequency can be obtained by referring to the clock configuration in the table below.

SYSCLK	I <sup>2</sup> S_I	LDIV	I <sup>2</sup> S_ODI	D_EVEN	MCLV	Target	Real l	Fs(Hz)	Er	ror
(MHz)	16 bits	32 bits	16 bits	32 bits	MCLK	Fs(Hz)	16 bits	32 bits	16 bits	32 bits
48	8	4	0	0	without	96000	93750	93750	2.34%	2.34%
48	15	8	1	0	without	48000	48387.1	46875	0.81%	2.34%
48	17	8	0	1	without	44100	44117.65	44117.65	0.04%	0.04%
48	23	11	1	1	without	32000	31914.89	32608.7	0.27%	17.00%
48	34	17	0	0	without	22050	22058.82	22058.82	0.04%	0.04%
48	47	23	0	1	without	16000	15957.45	15957.45	0.27%	0.27%
48	68	34	0	0	without	11025	11029.41	11029.41	0.04%	0.04%
48	94	47	0	0	without	8000	7978.72	7978.72	0.27%	0.27%
48	1	1	0	0	yes	96000	93750	93750	2.34%	2.34%
48	2	2	0	0	yes	48000	46875	46875	2.34%	2.34%
48	2	2	0	0	yes	44100	46875	46875	6.29%	6.29%
48	3	3	0	0	yes	32000	31250	31250	2.34%	2.34%
48	4	4	1	1	yes	22050	20833.33	20833.33	5.51%	5.51%
48	6	6	0	0	yes	16000	15625	15625	2.34%	2.34%
48	8	8	1	1	yes	11025	11029.41	11029.41	0.04%	0.04%
48	11	11	1	1	yes	8000	8152.17	8152.17	1.90%	1.90%

Table 20-2 Use The Standard 8mhz HSE Clock to Get Accurate Audio Frequency.

## 20.4.3 I<sup>2</sup>S Transmit and Receive Sequence

### I<sup>2</sup>S initialization process

1. The user can set the SPI\_I2SPREDIV.LDIV [7:0] bits and SPI\_I2SPREDIV.ODD\_EVEN bit to configure the related prescaler and serial clock baud rate;



- If the user needs the master device to provide the main clock MCLK to the external DAC/ADC audio device, set the SPI\_I2SPREDIV.MCLKOEN = 1. (Calculate LDIV and ODD\_EVEN according to different clock outputs, refer to Section 20.4.2).
- 3. The user can set the SPI\_I2SCFG.CLKPOL bit to define the polarity of the communication clock when idle; the user can set the SPI\_I2SCFG.MODSEL = 1 to configure the device to be in I<sup>2</sup>S mode, and set SPI\_I2SCFG.MODCFG[1:0] bits to select the I<sup>2</sup>S master-slave mode and transmission direction (transmit or receive); set SPI\_I2SCFG.STDSEL[1:0] bits to select the corresponding I<sup>2</sup>S standard (under the PCM standard, set the SPI\_I2SCFG.PCMFSYNC bit to select the PCM frame synchronization mode); set SPI\_I2SCFG.TDATLEN [1:0] bits to select length of data to be transmitted, and select the number of data bits of per channel by set the SPI\_I2SCFG.CHBITS bit;
- 4. When user needs to enable interrupt or DMA, the configuration operation is the same as SPI;
- 5. Finally, set the SPI\_I2SCFG.I2SEN = 1 to start  $I^2S$  communication.

### Master mode transmitting process

When I<sup>2</sup>S operates in master mode, the CLK pin outputs the serial clock, the WS pin generates the channel selection signal, and sets the SPI\_I2SPR.MCLKOEN bit to select whether to output the master clock (MCLK).

The transmitting process begins when data is written to the transmission buffer. When the data of the current channel is moved from the transmission buffer to the shift register in parallel, the flag bit TE (SPI\_STS.TE) is set to '1'. At this time, the data of the other channel should be written into SPI\_DAT. The channel corresponding to the current data to be transmitted is confirmed by the flag bit CHSIDE (SPI\_STS. CHSIDE). The value of CHSIDE (SPI\_STS. CHSIDE) is updated when TE (SPI\_STS.TE) is set to '1'. A complete data frame includes left and right channels, and only part of the data frame cannot be transmitted. When the flag bit TE (SPI\_STS.TE) is set to '1', if the SPI\_CTRL2.TEINTEN = 1, an interrupt will be generated.

The operation of writing data depends on the selected I<sup>2</sup>S standard. Refer to chapter 20.4.1 for details.

When the user wants to disable the I<sup>2</sup>S function, wait for the TE flag (SPI\_STS.TE) bit to be 1 and the BUSY flag (SPI\_STS.BUSY) bit to be 0, then clear the SPI\_I2SCFG.I2SEN bit to 0.

### Slave mode transmiting process

The tansmitting process of the slave mode is similar to that of the master mode, the difference is as follows:

When I<sup>2</sup>S operates in slave mode, there is no need to configure the clock, and the CLK pin and WS pin are connected to the corresponding pins of the master device. The transmitting process begins when an external master transmits a clock signal and a WS signal requires data transsmission. Only when the slave device is enabled and the data has been written to the I<sup>2</sup>S data register, the external master device can start communication.

When the first clock edge representing the next data transmission arrives, the new data has not been written into the SPI\_DAT register, an underflow occurs, and the SPI\_STS.UNDER flag bit is set to 1. If the SPI\_CTRL2.ERRINTEN bit is set to 1, an interrupt is generated to indicate that an error has occurred.

The SPI\_STS.CHSIDE flag indicates which channel the currently transmitted data corresponds to. Compared with the master mode transmitting process, in the slave mode, the SPI\_STS.CHSIDE depends on the WS signal of the external master I<sup>2</sup>S device (WS signal is 1 means the left channel)

### Master mode receiving process

The audio data is always received in 16-bit packets. According to the configured data and channel length, the received audio data will need to be transmitted to the receive buffer once or twice.



When the data is transmitted from the shift register to the receive buffer, the SPI\_STS.RNE flag bit is set to 1. At this time, the data is ready and can be read from the SPI\_DAT register. If the SPI\_CTRL2.RNEINTEN bit is set to 1, an interrupt will be generated. Reading the SPI\_DAT register to clear the SPI\_STS.RNE flag. If the previously received data is not read and the new data is received again, an overflow occurs and the SPI\_STS.OVER flag is set to 1. If the SPI\_CTRL2.ERRINTEN bit is set to 1, an interrupt is generated to indicate that an error has occurred.

The channel corresponding to the currently transmitted data can be confirmed by the SPI\_STS.CHSIDE bit. When the SPI\_STS.RNE flag bit is set to 1, the SPI\_STS.CHSIDE value is updated.

The operation of reading data depends on the selected I2S standard. Refer to section 20.4.1 for details.

When I<sup>2</sup>S function is disabled, different audio standards, data length and channel length adopt different operation steps:

- The data length is 16 bits, the channel length is 32 bits (SPI\_I2SCFG.TDATTLEN = 00, SPI\_I2SCFG.CHBITS = 1), LSB alignment standard (SPI\_I2SCFG.STDSEL = 10).
  - 1. Wait for the penultimate RNE flag (SPI\_STS.RNE) bit to be set to' 1'.
  - 2. Software delay, waiting for 17 I<sup>2</sup>S clock cycles.
  - 3. Disable  $I^2S$  (SPI\_I2SCFG.I2SEN = 0).
- The data length is 16 bits, the channel length is 32 bits (SPI\_I2SCFG.TDATLEN = 00 and SPI\_I2SCFG.CHBITS = 1), the MSB alignment standard (SPI\_I2SCFG.STDSEL = 01), I<sup>2</sup>S Philips standard (SPI\_I2SCFG.STDSEL = 00) or PCM standard (SPI\_I2SCFG.STDSEL = 11)
  - 1. Wait for the last RNE flag (SPI\_STS.RNE) bit to be set to' 1'.
  - 2. Software delay, waiting for 1 I<sup>2</sup>S clock cycle.
  - 3. Disable  $I^2S$  (SPI\_I2SCFG.I2SEN = 0).
- Other combinations of SPI\_I2SCFG.TDATLEN and SPI\_I2SCFG.CHBITS and any audio mode selected by SPI\_I2SCFG.STDSEL:
  - 1. Wait for the penultimate RNE flag (SPI\_STS.RNE) bit to be set to' 1'.
  - 2. Software delay, waiting for 1 I<sup>2</sup>S clock cycle.
  - 3. Disable  $I^2S$  (SPI\_I2SCFG.I2SEN = 0).

### Slave mode receiving process

The receiving process of the slave mode is similar to that of the master mode, with the following differences:

The CHSIDE flag (SPI\_STS.CHSIDE) indicates which channel corresponds to the currently transmitted data. Compared with the master mode receiving process, in the slave mode, SPI\_STS.CHSIDE depends on the WS signal of the external master device. When the I<sup>2</sup>S function is disabled, clear the SPI\_I2SCFG.I2SEN bit to 0 when the SPI\_STS.RNE flag is 1.

## 20.4.4 Status Flag

There are the following 4 flag bits in the SPI\_STS register for monitoring the status of the I<sup>2</sup>S bus.

### TX buffer empty flag (TE)

When the transmission buffer is empty, this flag is set to 1, indicating that the new data can be written into the SPI\_DAT register. When the transmission buffer is not empty, this flag is cleared to 0.



## RX buffer not empty flag (RNE)

When the receive buffer is not empty, this flag is set to 1, indicating that valid data has been received into the receive buffer. When reading the SPI\_DAT register, this flag is set to 0.

### BUSY flag (BUSY)

When the transmission starts, the BUSY flag (SPI\_STS.BUSY) is set to 1. When the transmission ends, the BUSY flag (SPI\_STS.BUSY) is set to 0 by hardware (software operation is invalid).

In master receiving mode (SPI\_I2SCFG.MODCFG = 11), the BUSY flag (SPI\_STS.BUSY) is set to 0 during receiving. When the  $I^2S$  module is disabled or the transmission is completed, this flag is set to 0.

In the slave continuous communication mode, between each data item transmission, the BUSY flag (SPI\_STS.BUSY) goes low in 1 I<sup>2</sup>S clock cycle. Therefore, do not use the BUSY flag (SPI\_STS.BUSY) to handle the transmitting and receiving of each data item.

### Channel flag (CHSIDE)

The CHSIDE (SPI\_STS.CHSIDE) bit is used to indicate the channel where the data currently transmitted and received is located. Under the PCM standard, this flag has no meaning.

In transmit mode, the flag is updated when the TE flag (SPI\_STS.TE) is set; in receive mode, the flag is updated when the RNE flag (SPI\_STS.RNE) is set. In the process of transmitting and receiving, if an overflow (SPI\_STS.OVER) or underflow (SPI\_STS.UNDER) error occurs, this flag is meaningless, and the I<sup>2</sup>S needs to be disable and then enabled again.

## 20.4.5 Error Flag

The SPI\_STS register has 2 error flag bits.

## Overflow flag (OVER)

When the RNE flag (SPI\_STS.RNE) is set to 1, but data is still beging transmitted to the receive buffer, an overflow error will occur. At this time, the OVER flag (SPI\_STS.OVER) is set to 1. An interrupt will be generated if the user enables the corresponding interrupt. All data received after this time will be lost, and the SPI\_DAT register only retains the previously unread data.

Reading the SPI\_DAT register and the SPI\_STS register sequentially can clear the SPI\_STS.OVER bit.

### **Underflow flag (UNDER)**

In slave transmit mode, when the first clock edge of transmitting data arrives, if the transmission buffer is still empty, the UNDER flag (SPI\_STS.UNDER) is set to 1. An interrupt will be generated if the user enables the corresponding interrupt.

Reading the SPI\_STS register to clears the SPI\_STS.UNDER bit.

## 20.4.6 I<sup>2</sup>S Interrupt

The following table lists all I<sup>2</sup>S interrupts.

Interrupt Event	Event Flag Bit	Enable Control Bit
Send buffer empty flag	TE	TEINTEN
Receive buffer non empty flag	RNE	RNEINTEN
Underflow flag bit	UNDER	ERRINTEN



Interrupt Event	Event Flag Bit	Enable Control Bit
Overflow flag bit	OVER	

# 20.4.7 DMA Function

Operating in I<sup>2</sup>S mode, it does not need data transmission protection function, so it does not need to support CRC. Other DMA functions are the same as SPI mode.

# 20.5 SPI and I<sup>2</sup>S Register Description

# 20.5.1 SPI Register Overview


									1	-		-					1	-	-		1	1		1	1	1	1	1						
Offset	Register	31	30	29	28	27	26	25	24	ĉ	22	1	21	20	19	18	17	16	15	14	13	12	11	10	6	8	٢	9	5	4	3	2	1	0
000h	SPI_CTRL1								Res	erve	ed								BIDIRMODE	BIDIROEN	CRCEN	CRCNEXT	DATFF	RONLY	SSMEN	SSEL	LSBFF	SPIEN	E	3R[2:0	)]	MSEL	CLKPOL	CLKPHA
	Reset Value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
004h	SPI_CTRL2													Reser	ved					<u>.</u>		<u> </u>		•			TEINTEN	RNEINTEN	ERRINTEN	-	Keserved	SSOEN	TDMAEN	RDMAEN
	Reset Value																										0	0	0			0	0	0
008h	SPI_STS													Reser	ved												BUSY	OVER	MODERR	CRCERR	UNDER	CHSIDE	TE	RNE
	Reset Value																										0	0	0	0	0	0	1	0
	SPI_DAT																	DAT	[15:0]															
00Ch	Reset Value								Res	erve	ed								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0101	SPI_CRCPOLY								D		CRCPOLY[15:0]																							
010h	Reset Value								Res	erve	ed								0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
01.41	SPI_CRCRDAT								D		1								CRCRDAT[15:0]															
014h	Reset Value								Res	erve	ed								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0101	SPI_CRCTDAT								D		1														CR	CTD	AT[15	5:0]						
018h	Reset Value								Res	erve	ed								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
01Ch	SPI_I2SCFG										Re	serv	/ed										MODSEL	12SEN	MOE [1:	0CFG :0]	PCMFSYNC	Reserved		9SEL :0]	CLKPOL	TDA] [1:		CHBITS
	Reset Value																						0	0	0	0	0	_	0	0	0	0	0	0
020h	SPI_I2SPREDIV											R	Reser	ved											MCLKOEN	ODD_EVEN				LDIV	/[7:0]			
	Reset Value																								0	0	0	0	0	0	0	0	1	0

## Table 20-4 SPI Register Overview

# 20.5.2 SPI Control Register 1 (SPI\_CTRL1) (Not Used In I<sup>2</sup>S Mode)

Address: 0x00

Reset value: 0x0000



NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



Bit Field	Name	Description
15	BIDIRMODE	Bidirectional data mode enable
		0: Select the "two-wire one-way" mode.
		1: Select the "one-wire bidirectional " mode.
		Note: Not used in $I^2S$ mode.
14	BIDIROEN	Output enable in bidirectional mode
		0: Output disable (receive-only mode).
		1: Output enabled (send-only mode).
		In master mode, the "one-wire" data line is the MOSI pin, and in slave mode, the "one-wire"
		data line is the MISO pin.
		Note: Not used in $I^2S$ mode.
13	CRCEN	Hardware CRC check enable
		0: Disable CRC calculation.
		1: Enable CRC calculation.
		Note: This bit can only be written when SPI is disabled ( $SPI\_CTRL1.SPIEN = 0$ ), otherwise an
		error will occur.
		This bit can only be used in full duplex mode.
		Note: Not used in $I^2S$ mode.
12	CRCNEXT	Send CRC next
		0: The next sent value comes from the send buffer.
		1: The next send value comes from the CRC register.
		Note: This bit should be set immediately after the last data is written in SPI_DAT register.
		Note: Not used in I <sup>2</sup> S mode.
11	DATFF	Data frame format
		0: 8-bit data frame format is used for sending/receiving.
		1: 16-bit data frame format is used for sending/receiving.
		Note: This bit can only be written when SPI is disabled ( $SPI_CTRL1.SPIEN = 0$ ), otherwise an
		error will occur.
		Note: Not used in I <sup>2</sup> S mode.
10	RONLY	Only receive mode
		This bit, together with the SPI_CTRL1.BIDIRMODE bit, determines the transfer direction in
		two-wire one-way mode. In the application scenario of multiple slave devices, this bit is only set
		to 1 by the accessed slave device, and only the accessed slave device can output, so as to avoid
		data line conflicts.
		0: Full duplex (sending mode and receiving mode).
		1: Disable output (receive-only mode).
		Note: Not used in I <sup>2</sup> S mode.
9	SSMEN	Software slave device management
		When the SPI_CTRL1.SSMEN bit is set to 1, the NSS pin level is determined by the value of
		the SPI_CTRL1.SSEL bit.
		0: Disable software slave device management.
		1: Enable software slave device management.
		Note: Not used in I <sup>2</sup> S mode.



Bit Field	Name	Description
8	SSEL	Internal slave device selection
		This bit only has meaning when the SPI_CTRL1.SSMEN bit is set. It determines the NSS level,
		and I/O operations on the NSS pin have no effect.
		Note: Not used in I <sup>2</sup> S mode.
7	LSBFF	Frame format
		0: Transmit MSB first.
		1: Transmit LSB first.
		Note: This bit cannot be changed during communication.
		<i>Note: Not used in I<sup>2</sup>S mode.</i>
6	SPIEN	SPI enable
		0: Disable SPI device.
		1: Enable the SPI device.
		Note: Not used in I <sup>2</sup> S mode.
		Note: When turning off the SPI device, please follow paragraph 0 section's procedure
		operation.
5:3	BR[2:0]	Baud rate control
		000: fPCLK/2
		001: fPCLK/4
		010: fPCLK/8
		011: fPCLK/16
		100: fPCLK/32
		101: fPCLK/64
		110: fPCLK/128
		111: fPCLK/256
		Note: This bit cannot be changed during communication.
		Note: Not used in I <sup>2</sup> S mode.
2	MSEL	Master device selection
		0: Configure as the slave device.
		1: Configure as the master device.
		Note: This bit cannot be changed during communication.
		Note: Not used in I <sup>2</sup> S mode.
1	CLKPOL	Clock polarity
		0: In idle state, SCLK remains low.
		1: In idle state, SCLK remains high.
		Note: This bit cannot be changed during communication.
		Note: Not used in I <sup>2</sup> S mode.
0	CLKPHA	Clock phase
		0: Data sampling starts from the first clock edge.
		1: Data sampling starts at the second clock edge.
		Note: This bit cannot be modified while communication is in progress.
		Note: Not used in I <sup>2</sup> S mode.



# 20.5.3 SPI Control Register 2 (SPI\_CTRL2)

Address: 0x04

#### Reset value: 0x0000

15						8	7	6	5	4	3	2	1	0
		Rese	rved	1	- 1		TE INTEN	RNE INTEN	ERR INTEN	Rese	rved	SSOEN	TDMAEN	RDMAEN
							rw	rw	rw			rw	rw	rw

Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained
7	TEINTEN	Send buffer empty interrupt enable
		0: Disable TE interrupt.
		1: Enable TE interrupt, and interrupt request is generated when TE flag (SPI_STS.TE) is set to
		'I'.
6	RNEINTEN	Receive buffer non-empty interrupt enable
		0: Disable RNE interrupt.
		1: Enable RNE interrupt, and trigger interrupt request when RNE flag (SPI_STS.RNE) is set to
		17.
5	ERRINTEN	Error interrupt enable
		When an error (SPI_STS.CRCERR, SPI_STS.OVER, SPI_STS.UNDER, SPI_STS.MODERR)
		is generated, this bit controls whether an interrupt is generated
		0: Disable error interrupt.
		1: Enable error interrupt.
4:3	Reserved	Reserved, the reset value must be maintained
2	SSOEN	NSS output enable
		0: Disable NSS output in master mode, the device can work in multi-master mode.
		1: When the device is turned on, enable NSS output in the master mode, the device cannot work
		in the multi-master device mode.
		Note: Not used in I <sup>2</sup> S mode.
1	TDMAEN	Send buffer DMA enable
		When this bit is set, a DMA request is issued as soon as the TE flag (SPI_STS.TE) is set
		0: Disable send buffer DMA.
		1: Enable send buffer DMA.
0	RDMAEN	Receive buffer DMA enable
		When this bit is set, a DMA request is issued as soon as the RNE flag (SPI_STS.RNE) is set
		0: Disable receive buffer DMA.
		1: Enable receive buffer DMA.

# 20.5.4 SPI Status Register (SPI\_STS)

Address: 0x08

Reset value: 0x0002

15			_			8	7	6	5	4	3	2	1	0
	1	Rese	erved	1	1	1	BUSY	OVER	MODERR	CRCERR	UNDER	CHSIDE	TE	RNE
					-	-	r	r	r	rc_w0	r	r	r	r

485 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



Bit Field	Name	Description
15:8	Reserved	Reserved, the reset value must be maintained
7	BUSY	Busy flag
		0: SPI is not busy.
		1: SPI is busy communicating or the send buffer is not empty.
		This bit is set or reset by hardware.
		Note: Use of this flag requires special attention, refert to Section 20.3.3 and Section 20.3.4 for
		details
6	OVER	Overflow flag
		0: No overflow error.
		1: An overflow error occurred.
		Note: This bit is set by hardware and cleared according to the sequence of software operations.
		For more information about software sequences, refer to Section 20.4.5 for details.
5	MODERR	Mode error
		0: No mode error.
		1: A mode error occurred.
		Note: This bit is set by hardware and cleared according to the sequence of software operations.
		For more information about software sequences, refer to Section 20.3.7 for details.
		Note: Not used in $I^2S$ mode.
4	CRCERR	CRC error flag
		0: The received CRC value matches the value the SPI_CRCRDAT register value.
		1: The received CRC value does not match the SPI_CRCRDAT register value.
		Note: this bit is set by hardware and cleared by software by writing 0.
		Note: Not used in $I^2S$ mode.
3	UNDER	Underflow flag
		0: No underflow occurred.
		1: Underflow occurred.
		Note: This bit is set by hardware and cleared according to the sequence of software operations.
		For more information about software sequences, refer to 20.4.5 for details.
		Note: not used in SPI mode.
2	CHSIDE	Channel
		0: The left channel needs to be sent or received;
		1: The right channel needs to be sent or received.
		Note: not used in SPI mode. No meaning in PCM mode.
1	TE	The send buffer is empty
		0: The send buffer is not empty.
		1: The send buffer is empty.
0	RNE	Receive buffer is not empty
		0: The receive buffer is empty.
		1: The receive buffer is not empty.

# 20.5.5 SPI Data Register (SPI\_DAT)

Address: 0x0C



### Reset value: 0x0000

15														0
	1	1	1	1	1	1	1	1	1	1 1	1	1	1	
							DAT[15:0]							
								1	1	1 1				
							rw							

Bit Field	Name	Description
15:0	DAT[15:0]	Data register
		Data to be sent or received
		The data register corresponds to two buffers: one for write (send buffer); The other is for read
		(receive buffer). Write operation writes data to send buffer; The read operation will return the
		data in the receive buffer.
		Note on SPI mode: According to the selection of the data frame format by the
		SPI_CTRL1.DATFF bit, the data sending and receiving can be 8-bit or 16-bit. To ensure correct
		operation, the data frame format needs to be determined before enabling the SPI.
		For 8-bit data, the buffer is 8-bit, and only SPI_DAT[7:0] is used when sending and receiving.
		When receiving, SPI_DAT[15:8] is forced to 0.
		For 16-bit data, the buffer is 16-bit, and the entire data register is used when sending and
		receiving, that is, SPI_DAT[15:0].

# 20.5.6 SPI CRC Polynomial Register (SPI\_CRCPOLY) (Not Used In I<sup>2</sup>S Mode)

Address: 0x10

Reset value: 0x0007

	15	 		 					 	 0
Г					I	1		I	1	
					CRCPO	LY[15:0]				
					r	W				

Bit Field	Name	Description
15:0	CRCPOLY [15:0]	CRC polynomial register
		This register contains the polynomial used for the CRC calculation.
		The reset value is 0x0007, other values can be set according to the application.
		Note: not used in I <sup>2</sup> s mode.

# 20.5.7 SPI RX CRC Register (SPI\_CRCRDAT) (Not Used In I<sup>2</sup>S Mode)

Address offset: 0x14

Reset value: 0x0000

15												0
	1	1	i	1	1	1	1	I I	· · · ·	1	1	
						CRCRD	AT[15:0]					
							1	I I	L			
							r					

Bit Field	Name	Description



# nsing.com.sg

1		1	
	15:0	CRCRDAT	Receive CRC register
			When CRC calculation is enabled, CRCRDAT[15:0] will contain the calculated CRC value of
			subsequent received bytes. This register is reset when '1' is written to the SPI_CTRL1.CRCEN
			bit. The CRC calculation uses the polynomial in SPI_CRCPOLY.
			When the data frame format is set to 8 bits, only the lower 8 bits participate in the calculation
			and follow the CRC8 standard; when the data frame format is 16 bits, all 16 bits in the register
			participate in the calculation and follow the CRC16 standard.
			Note: reading this register when the BUSY flag (SPI_STS.BUSY) is '1' may read incorrect
			values.
			Note: not used in $I^2s$ mode.

# 20.5.8 SPI TX CRC Register (SPI\_CRCTDAT)

Address offset: 0x18

Reset value: 0x0000

15								 		 		0
	1	1	1	1		1			1	1	· · · ·	
						CRCTD.	AT[15:0]					
						1	r					

Bit Field	Name	Description
15:0	CRCTDAT	Send CRC register
		When CRC calculation is enabled, CRCTDAT[15:0] contains the CRC value calculated by the
		bytes sent subsequently. This register is reset when '1' is written to the SPI_CTRL1.CRCEN bit.
		The CRC calculation uses the polynomial in SPI_CRCPOLY.
		When the data frame format is set to 8 bits, only the lower 8 bits participate in the calculation
		and follow the CRC8 standard; when the data frame format is 16 bits, all 16 bits in the register
		participate in the calculation and follow the CRC16 standard.
		Note: reading this register when the BUSY flag (SPI_STS.BUSY) is '1' may read incorrect
		values.
		Note: not used in I <sup>2</sup> s mode.

# 20.5.9 SPI\_I<sup>2</sup>S Configuration Register (SPI\_I2SCFG)

Address offset: 0x1c

Reset value: 0x0000

15			12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved	1	MODSEL	I2SEN	MODC	FG[1:0]	PCM FSYNC	Reserved	STDSE	EL[1:0]	CLKPOL	TDATL	EN[1:0]	CHBITS
				rw	rw	r	W	rw		r	N	rw	r	W	rw

Bit Field	Name	Description
15:12	Reserved	Reserved, the reset value must be maintained
11	MODSEL	I <sup>2</sup> S mode selection
		0: Select SPI mode.
		1: Select I <sup>2</sup> S mode.
		Note: this bit can only be set when SPI or I <sup>2</sup> S is turned off.



Bit Field	Name	Description
10	I <sup>2</sup> SEN	I <sup>2</sup> S enable
		0: Disable I <sup>2</sup> S.
		1: Enable I <sup>2</sup> S.
		Note: not used in SPI mode.
9:8	MODCFG	I <sup>2</sup> S mode setting
		00: Slave device sends.
		01: Slave device receives.
		10: Master device sends.
		11: Master device receives.
		Note: This bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.
7	PCMFSYNC	PCM frame synchronization
		0: Short frame synchronization.
		1: Long frame synchronization.
		Note: This bit is only meaningful when SPI_I2SCFG.STDSEL = 11 (used by the PCM standard).
		Note: not used in SPI mode.
6	Reserved	Reserved, the reset value must be maintained
5:4	STDSEL	Selection of I <sup>2</sup> S standard
		00: I <sup>2</sup> S Philips standard.
		01: High byte alignment standard (left alignment).
		10: Low byte alignment standard (right alignment).
		11: PCM standard.
		See for details of I <sup>2</sup> S standard on section 20.4.1.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.
3	CLKPOL	Static clock polarity
		0: I2S clock static state is low level.
		1: I2S clock static state is high level.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.
2:1	TDATLEN	Length of data to be transmitted
		00: 16-bit data length.
		01: 24-bit data length;
		10: 32-bit data length;
		11: Not allowed.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.
0	CHBITS	Channel length (number of data bits per audio channel)
		0: 16 bits wide;
		1: 32 bits wide.
		Writing to this bit is meaningful only when SPI_I2SCFG.TDATLEN = 00, otherwise the
		channel length is fixed to 32 bits by hardware.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off.



Bit Field	Name	Description
		Note: not used in SPI mode.

# 20.5.10 SPI\_I<sup>2</sup>S Prescaler Register (SPI\_I2SPREDIV)

Address: 0x20

Reset value: 0x0002

15			 10	9	8	7					0
	Reso	erved		MCLK OEN	ODD EVEN			LDIV	/[7:0]		
				rw	rw			r	w		

Bit Field	Name	Description
15:10	Reserved	Reserved, the reset value must be maintained
9	MCLKOEN	Master clock output enable
		0: Disable master clock output.
		1: Enable master clock output.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.
8	ODD_EVEN	Odd coefficient prescaler
		0: Actual prescaler factor = LDIV $\times 2$ .
		1: Actual prescaler factor = $(LDIV \times 2) + 1$ .
		See section 20.4.2 for details.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.
7:0	LDIV	I <sup>2</sup> S linear prescaler
		Disable setting LDIV $[7:0] = 0$ or LDIV $[7:0] = 1$
		See Section 20.4.2 for details.
		Note: For correct operation, this bit can only be set when $I^2S$ is turned off.
		Note: not used in SPI mode.

# **N**SING

# 21 Real Time Clock (RTC)

# **21.1 Description**

- The real-time clock (RTC) is an independent BCD timer/counter.
- The software supports daylight saving time compensation.
- Programmable periodic automatic wakeup timer.
- Two programmable alarms clocks.
- Two 32-bit registers contain programmable alarms clocks, seconds, minutes, hours, day (day of week), date (day of month), month, and year.
- Two Independent 32-bit register contain programming alarm, sub-seconds value. Digital precision calibration function.
- Reference clock detection: a more precise external source clock (50 or 60 Hz) can be used to improve the calendar precision.
- 2 tamper detection events with configurable filter and internal pull-up.
- Timestamp function.
- Multiple wakeup sources of Interrupt/Event, including alarm A, alarm B, wakeup timer, timestamp, Tamper.
- Automatically perform monthly compensation for 28, 29 (leap year), 30 and 31 day
- After RTC is enabled by the RCC register and voltage remains in the operating range, RTC will not stop timing in RUN mode, LPRUN mode, SLEEP mode and STOP mode.
- Support to wake up MCU from low power consumption mode (SLEEP mode and STOP mode).

# **21.2 Specification**

Main Function	Description
	RTC clock can be selected from LSI, LSE and HSE, which are 30KHz, 32.768KHz and HSE / 128
Clock	respectively
Calendar	Calendar consists of sub second, second, minute, hour (12 or 24 format), day (day of the week),
Calcindar	date, month and year. These data are stored in the shadow register of APB module.
Waltone Timor	Output "RTC_OUT" can be configured to send wakeup events to GPIO. At the same time, it also
Wakeup Timer	can be configured as an interrupt/event to wake up the system from SLEEP, STOP modes.
	Programmable alarm clock and interrupt function. The alarm can be triggered by any combination of
Alarm	the calendar fields. When the alarm event occurs the alarm flag can be sent to GPIO through
Alami	"RTC_OUT", and it also can be used to wake up the CPU or exit from the low power status such as
	SLEEP, STOP modes.
Tommon	2 Tamper detection logic are a source of system wakeup. If a tamper event happen on one of the
Tamper	input lines. It is also a source of hardware trigger to LP Timer.

## **Table 21-1 RTC Feature Support**




Main Function	Description
	Time-stamp function for GPIO event saving. It is a source to wakeup system from low power
Timestamp	modes.
	Alternatively a tamper event could be a source of timestamp event.
	Alarm A/Alarm B interrupt
T	Wakeup interrupt
Interrupts/events	Timestamp interrupt
	Tamper interrupt

# **21.3 RTC Function Description**

# 21.3.1 RTC Block Diagram





RTC includes the following functions:

- Alarm A and Alarm B event/interrupt
- Timestamp event/interrupt
- Tamper event/interrupt

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



- RTC output functions
  - 256Hz or 1Hz clock output (LSE frequency is 32.768 kHz).
  - Alarm clock output (polarity configurable), Alarm A and Alarm B are optional.
  - Auto wakeup output (polarity configurable).
- RTC input functions:
  - Timestamp event detection
  - 50 or 60Hz reference clock input
  - Tamper event detection

# 21.3.2 GPIOs of RTC

Timestamp input come from IOM (mapped to PC13) or EXTI module, if it is the EXTI module, please refer to the timestamp trigger source selection register (EXTI\_TS\_SEL) for details.

RTC\_OUT (Alarm, Wakeup event or calibration output (256Hz or 1Hz)) is mapped to PC13. Regardless of the PC13 GPIO configuration, the PC13 pin configuration is controlled by the RTC as an output.

PC13 can be used as RTC tamper 1 detection pin, PA0 can be used as RTC tamper 2 detection pin, Controlled by the RTC as a pull-up input.

PA10 or PB15 can be used as RTC\_REFCLKIN reference clock input pin.

# 21.3.3 RTC Register Write Protection

After power-up or reset, all RTC registers except RTC\_CTRL, RTC\_TMPCFG, RTC\_INITSTS[13:8] are write-protected. Writes to the RTC registers are enabled by writing a key to the write protection register RTC\_WRP. All write protection RTC registers require the following steps to unlock write protection:

- 1. Write "0xCA" into RTC\_WRP register.
- 2. Write "0x53" into RTC\_WRP register.

After unlocking these registers, it cannot be write protected unless the RTC is software reset or power up again. The unlocking mechanism only checks the write operation to the RTC\_WRP register. During, before or after the unlocking process, the write operation to other registers does not affect the unlocking result.

# 21.3.4 RTC Clock and Prescaler

RTC clock source:

- LSE clock
- LSI clock
- HSE/128 clock

To minimize power consumption, the prescaler is divided into 2 programmable prescalers, they are asynchronous prescaler and synchronous prescaler. If both prescalers are used, it is recommended that the value of the asynchronous perscaler be as large as possible.

• A 7-bit asynchronous prescaler configured by RTC\_PRE.DIVA[6:0] bits



• A 15-bit synchronous prescaler configured by RTC\_PRE.DIVS[14:0] bits

The formula for  $f_{ck_apre}$  and  $f_{ck_spre}$  are given below:

$$f_{ck_apre} = \frac{f_{RTCCLK}}{RTC_PRE.DIVA[6:0]+1}$$
$$f_{ck_spre} = \frac{f_{RTCCLK}}{(RTC_PRE.DIVS[14:0]+1)*(RTC_PRE.DIVA[6:0]+1)}$$

The ck\_apre clock is used to driven sub-second (RTC\_SUBS) down counter. When it reaches 0, RTC\_SUBS is reloaded with the value of RTC\_PRE.DIVS[14:0].

# 21.3.5 RTC Calendar

There are three shadow registers, they are RTC\_DATE, RTC\_TSH and RTC\_SUBS. The RTC time and date registers can be accessed through the shadow registers. It is also possible to access them directly to avoid waiting for the synchronization duration. The three shadow registers are as follow:

- RTC\_DATE: set and read date
- RTC\_TSH: set and read time
- RTC\_SUBS: read sub-second

After every two RTCCLK cycles, the current calendar value is updated to the shadow register, and RTC\_INITSTS.RSYF bit is set to 1. This process is not performed in low power (STOP) modes. While exiting these modes, the shadow register updates the values after 2 RTCCLK cycles.

By default, when user attemps to access the calendar register, it will accesses the contents of the shadow register. User can access the calendar register directly by setting the RTC\_CTRL.BYPS bit.

When RTC\_CTRL.BYPS=0, calendar values are from shadow registers. When reading RTC\_SUBS, RTC\_TSH or RTC\_DATE register, it is necessary to make ensure the frequency of APB1 clock ( $f_{APB1}$ ) is at least 7 times the frequency of RTC clock ( $f_{RTCCLK}$ ), and APB1 clock frequency lower than RTC clock frequency is not allowed in any case. System reset will reset shadow registers.

Note: If the sub-second matching interrupt is configured, the first sub-second matching interrupt may not be generated, and the subsequent sub-second matching interrupts are normal, and the first sub-second matching interrupt can be ignored.

# 21.3.6 Calendar Initialization and Configuration

The value of prescaler and calendar can be initialized by the following steps:

- Enter initialization mode by setting "1" to RTC\_INITSTS.INITM bit, then wait for RTC\_INITSTS.INITF flag to be set 1.
- Set RTC\_PRE.DIVS[14:0] and RTC\_PRE.DIVA[6:0] value.
- Write the initial calendar values include time and date into the shadow registers (RTC\_TSH and RTC\_DATE) and configure the time format (12 or 24 hours) by the RTC\_CTRL.HFMT bit.
- Exit initialization mode by clearing the RTC\_INITSTS.INITM bit.

The values of calendar counter will automatically loaded from shadow registers after 4 RTCCLK clock cycles, then the calendar counter restarts.



Notes:

(1) The minimum time before re-entering the initialization mode above should be 1 second apart, as the internal registers use 1Hz clock to update.

(2) Before entering the RTC initialization mode, ensure that the value of RTC\_SUBS.SS[15:0] is not less than 2,

and read RTC\_DATE register once.

# 21.3.7 Calendar Reading

## Reading calendar value when RTC\_CTRL.BYPS=0

Calendar value is read from shadow registers if RTC\_CTRL.BYPS=0. In order to read RTC calendar registers (RTC\_SUBS, RTC\_TSH and RTC\_DATE) correctly, APB1 clock frequency must be set equal to or greater than 7 times of RTC clock frequency. In any case, APB1 clock frequency must not be less than RTC clock frequency.

If APB1 clock frequency is not equal to or greater than 7 times of RTC clock frequency, refer to the following process to read calendar value.

- 1. Read the data of RTC\_SUBS, RTC\_TSH and RTC\_DATE twice.
- 2. Compare the data read twice, if they are equal, the read data can be considered correct; if they are not equal, read the data for the third time.
- 3. The third time read data can be considered correctly.

The shadow registers (RTC\_SUBS, RTC\_TSH and RTC\_DATE) are updated every two RTCCLK cycles. If user want to read calendar value in a short time(less than two RTCCLK cycles), RTC\_INITSTS.RSYF bit must be cleared by software after the first time read.

In some cases, it is necessary to wait until RTC\_INITSTS.RSYF bit is set to 1 before reading calendar value.

- After waking up from the low power modes (STOP mode), clear RTC\_INITSTS.RSYF bit, then wait RTC\_INITSTS.RSYF bit is set again.
- System reset.
- Calendar complete initialization.
- Calendar complete synchronization.

## Reading calendar value when RTC\_CTRL.BYPS=1

Reading the calendar value directly from the calendar counter if RTC\_CTRL.BYPS=1. The advantage of this configuration is that read calendar value without delay after wakeup from the low power mode, the disadvantage is that these data of RTC\_SUBS, RTC\_TSH and RTC\_DATE may not be from the same time.

To ensure the correctness of read calendar value, it is necessary to read RTC\_SUBS, RTC\_TSH and RTC\_DATE twice, then compare the data read twice, if they are equal, the read data can be considered correct.

*Note: After read RTC\_TSH or RTC\_SUBS register, it needs to read RTC\_DATE register once.* 

# 21.3.8 Calibration Clock Output

When RTC\_CTRL.COEN set to 1, PC13 pin will output calibration clock. If RTC\_CTRL.CALOSEL=0 and RTC\_PRE.DIVA[6:0] = 0x7F, the RTC\_CALIB frequency is  $f_{RTCCLK}/RTC_PRE.DIVA[6:0]$ . This is equivalent to a



calibration output of 256 Hz when the RTCCLK frequency is 32.768 kHz. The rising edge is recommended due to slight jitter on the falling edge.

When RTC\_CTRL.CALOSEL=1 and "RTC\_PRE.DIVS[14:0]+1" is a non-zero integer multiple of 256, the RTC\_CALIB frequency is given by the formula  $f_{RTCCLK}/(256 * (DIVA+1))$ . This is equivalent to 1Hz calibration output when the RTCCLK frequency is 32.768 kHz and RTC\_PRE.DIVA[6:0] = 0x7F.

Note: When the RTC\_CALIB or RTC\_ALARM output is selected, the RTC\_OUT pin (PC13) is automatically configured as output.

# 21.3.9 Programmable Alarms

RTC has 2 programmable alarms: Alarm A and Alarm B.

RTC alarm can be enabled or disable by RTC\_CTRL.ALxEN bit. If all the alarm value match the calendar values, the RTC\_INITSTS.ALxF flag will be set. Each calendar field can be selected to trigger alarm interrupt if RTC\_CTRL.ALxIEN bit is enabled.

Alarm output: Alarm A and Alarm B can be mapped to RTC\_ALxRM output when RTC\_CTRL.OUTSEL[1:0] is selected, and output polarity can be configured by RTC\_CTRL.OPOL bit.

Note: If the second field is selected (RTC\_ALARMx.MASK1 bit reset), RTC\_PRE.DIVS[14:0] must be larger than 3 to ensure correct operation.

# 21.3.10 Alarm Configuration

Alarm A and Alarm B should be configured in the following below:

- 1. Disable Alarm A/Alarm B by clearing RTC\_CTRL.ALAEN/RTC\_CTRL.ALBEN bit.
- 2. Configure the Alarm x registers (RTC\_ALRMxSS/RTC\_ALARMx)
- 3. Enable Alarm A/Alarm B interrupt by set RTC\_CTRL.ALAIEN/RTC\_CTRL.ALBIEN bit(this step can be selected as needed )
- 4. Enable Alarm A/Alarm B by setting RTC\_CTRL.ALAEN/ RTC\_CTRL.ALBEN bit.

# 21.3.11 Alarm Output

When RTC\_CTRL.OUTSEL[1:0] !=0, RTC\_ALARM alternate function output is enable. There are Alarm A output, Alarm B output and Wakeup output to choose by the value of RTC\_CTRL.OUTSEL[1:0] bits.

RTC\_CTRL.OPOL bit control the polarity of the Alarm A, Alarm B or Wakeup output.

When RTC\_CALIB or RTC\_ALARM output is selected, the RTC\_OUT pin (PC13) is automatically configured as output.

# 21.3.12 Periodic Automatic Wakeup

A 16-bit programmable auto-load down counter can generate periodic wakeup flag. It is also can be extend the range of wakeup timer to 17 bits. Periodic automatic wakeup can be enabled by setting RTC\_CTRL.WTEN.

There are two wake-up input clock sources can be selected:

• RTC clock (RTCCLK) divided by 2/ 4/8/16.

Assume RTCCLK comes from LSE (32.768KHz), wake-up interrupt period can be configured range from 122us to



nsing.com.sg

32s under the resolution down to 61us.

• Internal clock ck\_spre.

Assume ck\_spre frequency is 1Hz, the available wake-up time range from 2s to 36h, and the resolution is 1 second.

- When RTC CTRL.WKUPSEL [2:0] = 10x, the period is range from 2s to 18h.
- When RTC\_CTRL.WKUPSEL [2:0] = 11x, the period is range from 18h to 36h.

After RTC\_CTRL.WTEN bit is set to 1, the down counter is opaerating and when it reaches 0, RTC\_INITSTS.WTF will be set and the device can exit from low power modes when the periodic wakeup interrupt is enabled by setting the RTC\_CTRL.WTIEN bit.

Periodic wakeup output: periodic wakeup can be mapped to RTC\_ALxRM output when RTC\_CTRL.OUTSEL[1:0] is selected, the RTC\_OUT pin(PC13) is automatically configured as output, and output polarity can be configured by RTC\_CTRL.OPOL bit.

# 21.3.13 Wakeup Timer Configuration

The wakeup timer auto-reload value should be configured in the following below:

- 1. Disable wakeup timer by clearing RTC\_CTRL.WTEN bit, then wait for RTC\_INITSTS.WTWF flag to be set 1.
- 2. Select wakeup timer clock by set RTC\_CTRL.WKUPSEL[2:0] bits.
- 3. Configure the wakeup automatic reload value by set RTC\_WKUPT.WKUPT[15:0] bits.
- 4. Enable Wakeup interrupt by set RTC\_CTRL.WTIEN bit(this step can be selected as needed )
- 5. Enable wakeup timer by setting RTC\_CTRL.WTEN bit

# 21.3.14 Timestamp Function

Timestamp can be enabled by setting RTC\_CTRL.TSEN bit to 1. When a timestamp event is detected on the RTC\_TS pin, the calendar values of the event will be stored in the timestamp register (RTC\_TSSS, RTC\_TST, RTC\_TSD), and RTC\_INITSTS.TISF is set to 1. Timestamp event can generate an interrupt if RTC\_CTRL.TSIEN is set to 1. If a new timestamp event is detected when RTC\_INITSTS.TISF has been set to 1 already, the hardware sets RTC\_INITSTS.TISOVF flag to 1, and the timestamp registers (RTC\_TST and RTC\_TSD) will continue to hold the value of the previous event, which means timestamp registers(RTC\_TST and RTC\_TSD) data will not change when RTC\_INITSTS.TISF=1.

After the timestamp event caused by the synchronization process occurs again, RTC\_INITSTS.TISF is set to 1 in 2 RTC\_CLK cycles. There is no delay in the generation of RTC\_INITSTS.TISOVF. This means that if two timestamp events are very close, this can cause RTC\_INITSTS.TISOVF to be "1" and RTC\_INITSTS.TISF to be "0". Therefore, after detecting that RTC\_INITSTS.TISF is "1", then detect RTC\_INITSTS.TISOVF bit.

Tamper event can trigger timestamp event when RTC\_TMPCFG.TPTS bit is set to 1.

If timestamp events are enabled, the timestamp will capture the calendar read in the timestamp register. When both tamper events and timestamp events are enabled, tamper events can also result in timestamp capture. Timestamp events can be generated on any of the 16 GPIO ports selected by EXTI. The GPIO pins in each port are selected by setting the corresponding EXTI\_TS\_SEL.TSSEL[3:0] bits.



# 21.3.15 Tamper Detection

There are 2 tamper detection pin, RTC\_TAMP1 pin is PC13, RTC\_TAMP2 pin is PA0. RTC\_TAMPx pin can be used as tamper event detection function input pin. There are two detection modes, edge detection mode and level detection mode with configurable filtering function.

### Tamper detection initialization

There are 2 tamper detection pins, each of them can be configured independently. User need to configure tamper detection before enable RTC\_TMPCFG.TPxEN bit. When the tamper event is detected after tamper detection is enable, tamper event can generate an interrupt and RTC\_INITSTS.TAMxF bit will be set 1 if RTC\_TMPCFG.TPxINTEN is set to 1.

When RTC\_INITSTS.TAMxF is set to 1, a new tamper event on the same pin cannot be detected.

### Timestamp on tamper event

Any tamper event can cause a timestamp event when RTC\_INITSTS.TPTS is set to 1. The RTC\_INITSTS.TISF bit and RTC\_INITSTS.TISOVF bit will be set as a normal timestamp event.

### Edge detection of tamper input

When RTC\_TMPCFG.TPFLT[1:0] bits set to 0, tamper detection is set to edge detection, and one of rising edge or falling edge is controlled by RTC\_TMPCFG.TPxTRG bit. The RTC\_TAMPx pin will generate a tamper detection event when corresponding edge is detected.

When edge detection is used, to ensure that a valid edge is generated after enabling the tamper event detection, it is recommended to check the tamper pin level by software immediately after enabling it; when RTC\_TMPCFG.TPFLT[1:0] = 0 and RTC\_TMPCFG.TPxTRG = 0, if the tramper detection is enabled and the tamper input is high before detection, the temper event can be detected by hardware.

## Filtered level detection of RTC\_TAMPx input

When RTC\_TMPCFG.TPFLT[1:0] bits set to 1/2/3, tamper detection is set to level detection. The value of RTC\_TMPCFG.TPFLT[1:0] determines the number of samples.

Prechanging can be done before each sampling by using the internal pull-up resistor of tamper pin. The precharge time is controlled by RTC\_TMPCFG.TPPRCH[1:0] bits. Precharge will be disabled when RTC\_TMPCFG.TPPUDIS set 1.

Using RTC\_TMPCFG.TPFREQ[2:0] to determine the sampling frequency of level detection can optimize the best balance between tamper detection delay and pull-up power consumption.

## 21.3.16 Daylight Saving Time Configuration

Daylight saving time function can be controlled by RTC\_CTRL.SU1H, RTC\_CTRL.AD1H, and RTC\_CTRL.BAKP bits. Calendar will subtract one hour when set RTC\_CTRL.SU1H bit to 1, and add one hour when set RTC\_CTRL.AD1H to 1. RTC\_CTRL.BAKP can be used to record whether this operation was performed.

## 21.3.17 RTC Sub-Second Register Shift

When the value of calendar has a sub-second deviation compared to the external precision clock, the shift function can be used to improve the precision of calendar.

Calendar can use RTC\_SCTRL.AD1S and RTC\_SCTRL.SUBF[14:0] bits to control maximum delay or advance 1s. The resolution of the adjustment is 1/(RTC\_PRE.DIVS[14:0]+1) second, it means the higher value of RTC\_PRE.DIVS[14:0], the higher of the resolution. However, to keep the synchronous prescaler output at 1Hz, the higher RTC\_PRE.DIVS[14:0]



means the lower RTC\_PRE.DIVA[6:0], then more power consuming.

*Note: Before starting a shift operation, user must check if RTC\_SUBS.SS[15] bit is 0.* 

Whenever write RTC\_SCTRL register, the RTC\_INITSTS.SHOPF flag will be set by hardware, which indicate a shift operation is pending. Once this shift operation is complete, the bit is cleared by hardware.

# 21.3.18 RTC Digital Clock Precision Calibration

Digital precision calibration is achieved by adjusting the number of RTC clock pulses within the calibration period. Digital precision calibration resolution is 0.954 PPM with the range from -487.1 PPM to +488.5 PPM.

When the input frequency is 32768 Hz, calibration period can be configured as  $2^{20}/2^{19}/2^{18}$  RTCCLK cycles or 32/16/8 seconds. The precision calibration register (RTC\_CALIB) indicates that there has RTC\_CALIB.CM[8:0] RTCCLK clock cycles will be reduced during the specified period.

The value of RTC\_CALIB.CM[8:0] represents the number of RTCCLK pulses to be reduced during specified period. While RTC CALIB.CP can be used to increase 488.5 PPM, every 2<sup>11</sup> RTCCLK cycles will inserts a RTCCLK pulse.

When using RTC\_CALIB.CM[8:0] and RTC\_CALIB.CP in combination, it can increase cycles range from -511 to +512 RTCCLK cycles, and the calibration range from -487.1 to +488.5 PPM with the resolution is about 0.954 PPM.

The effective calibrated frequency  $(f_{CAL})$  can be calculated by using the formula given below:

$$f_{CAL} = f_{RTCCLK} * \left(1 + \frac{RTC_CALIB.CP*512 - RTC_CALIB.CM[8:0]}{2^n + RTC_CALIB.CM[8:0] - RTC_CALIB.CP*512}\right)$$

Note: n=20/19/18

### Calibrated when RTC\_PRE .DIVA[6:0]<3

When the asynchronous prescaler value (RTC\_PRE.DIVA[6:0]) is less than 3. The RTC\_CALIB.CP cannot be programmed to 1, and RTC\_CALIB.CP value will be ignored if it has been set to 1.

When RTC\_PRE.DIVA[6:0]<3, the value of RTC\_PRE.DIVS[14:0] should be decrease. Assume RTCCLK frequency is 32768Hz:

- When RTC\_PRE.DIVA[6:0] = 2, RTC\_PRE.DIVS[14:0] = 8189.
- When RTC\_PRE.DIVA[6:0] = 1, RTC\_PRE.DIVS[14:0] = 16379.
- When RTC PRE.DIVA[6:0] = 0, RTC PRE.DIVS[14:0] = 32759.

The effective calibrated frequency  $(f_{CAL})$  can be calculated by using the formula given below:

$$f_{CAL} = f_{RTCCLK} * \left(1 + \frac{256 - RTC_CALIB.CM[8:0]}{2^n + RTC_CALIB.CM[8:0] - 265}\right)$$

n=20/19/18

## Verify RTC calibration

The RTC outputs 1Hz waveform for measuring and verifying RTC precision.

Up to 2 RTCCLK cycles measurement error may occur when measuring the RTC frequency in a limit measurement period. If the measurement period is the same as calibration period, the error can be eliminated.

• The calibration period is 32 seconds (default).



Using an accurate 32-second period to measure the 1Hz calibration output can ensure that the measurement error is within 0.447ppm (0.5 RTCCLK cycles within 32 seconds).

• The calibration period is 16 seconds.

Using an accurate 16-second period to measure the 1Hz calibration output can ensure that the measurement error is within 0.954ppm (0.5 RTCCLK cycles within 16 seconds).

• The calibration p eriod is 8 seconds.

Using an accurate 8-second period to measure the 1Hz calibration output can ensure that the measurement error is within 1.907ppm (0.5 RTCCLK cycles within 8 seconds).

### **Dynamic recalibration**

When RTC\_INITSTS.INITF=0, RTC\_CALIB register can update by using following steps:

- 1. Wait RTC\_INITSTS.RECPF=0.
- 2. A new value is written to the RTC\_CALIB, then RTC\_INITSTS.RECPF is automatically set to 1.
- 3. The new calibration settings will take effect within 3 ck\_apre cycles after a data write to the RTC\_CALIB.

## 21.3.19 RTC Low Power Mode

The operating state of RTC in low power mode.

Lower Power Mode	RTC Working State	Exit Low Power Mode
SLEEP	Normal operate	RTC interrupt
STOP	Normal operate when the clock source of RTC is LSE or LSI	Alarm A, Alarm B, Periodic Wakeup, Tamper event and Timestamp event

# **21.4 RTC Registers**

# 21.4.1 RTC Register Overview

### Table 21-2 RTC Register Overview

Offset	Register	31 30 29 28 27 26 25 25 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	×	7	6	5	4	3	2	1	0
000h	RTC_TSH	Reserved		APM	HOTEI -01	[^'1]1011		HOU	[3:0]		Reserved	М	IIT[2:	0]		MIU	[3:0]		Reserved	so	CT[2:	0]		SCU	[3:0]	
	Reset Value			0	0	0	0	0	0	0	Ŧ	0	0	0	0	0	0	0	ł	0	0	0	0	0	0	0
004h	RTC_DATE	Reserved		YRT	[3:0]			YRU	[3:0]		W	DU[2	:0]	MOT		MOU	[3:0]			Keserved	DAT	[1:0]		DAU	[3:0]	
	Reset Value		0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	, e	ке	0	0	0	0	0	1
008h	RTC_CTRL	Reserved	COEN	O THOMAS IN A	0013541:0]	OPOL	CALOSEL	BAKP	SUIH	AD1H	TSIEN	WTIEN	ALBIEN	ALAIEN	TSEN	WTEN	ALBEN	ALAEN	Reserved	HFMT	BYPS	REFCLKEN	TEDGE		WKUPSEL[2:0]	
	Reset Value		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0
00Ch	RTC_INITSTS	Reserv	red							RECPF	Reserved	TAM2F	TAMIF	TISOVF	TISF	WTF	ALBF	ALAF	INITM	INITF	RSYF	INITSF	SHOPF	WTWF	ALBWF	ALAWF
	Reset Value									0		0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
010h	RTC_PRE	Reserved				DIV	VA[6	:0]			Reserved							DIV	/S[14	:0]						
	Reset Value			1	1	1	1	1	1	1		0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



Offset	Register	31	30	29 28	27	26 25	24	23	22	21	20	19	18	17	16	15	14	13	12	Ξ	10	6	~	7	5	4	3	5	-	0
014h	RTC_WKUPT						Pag	erved														W	KUP	T[15:0	0]					
01411	Reset Value						Res	erveu								1	1	1	1	1	1	1	1	1	1 1	1	1	1	1	1
01Ch	RTC_ALARMA	MASK4	WKDSEL	DTT[1:0]	]	DTU[3:0	]	MASK3	APM	нот	[1:0]		HOU	J[3:0]		MASK2	N	1IT[2:	0]		MIU[	3:0]		MASKI	SET[2	:0]		SEU[	[3:0]	
	Reset Value	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0
020h	RTC_ALARMB	MASK4	WKDSEL	DTT[1:0]	1	DTU[3:0	]	MASK3	APM	нот	[1:0]		HOU	J[3:0]		MASK2	N	IIT[2:	0]		MIU[	3:0]		MASKI	SET[2	:0]		SEU[	[3:0]	
	Reset Value	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0
024h	RTC_WRP										Res	erved														РКЕҰ	[7:0]			
	Reset Value																				0	0 0	0	0	0	0	0			
028h	RTC_SUBS						Res	erved															SS[1	5:0]						
	Reset Value															0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0
02Ch	RTC_SCTRL	AD1S							erved														SU	BF[14	1:0]					
	Reset Value	0							1	1		T					0	0	0	0	0	0	0	0	0 0	0	0	0	0	0
030h	RTC_TST		Reserved						HOT[1:0] HOU[3:0]					Reserved	Ν	IIT[2:	0]		MIU[	3:0]		Reserved	SET[2	:0]		SEU[	[3:0]			
	Reset Value							1	0	0	0	0	0	0	0	I	0	0	0	0	0	0	0	H	0 0	0	0	0	0	0
034h	RTC_TSD			Rese	erved				YRT[3:0] YRU[3:0]					W	DU[2	:0]	MOT		MOU	[3:0]			kese	Г[1:0]		DAU	[3:0]			
	Reset Value							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	0	0	0	0	0	0
038h	RTC_TSSS						Res	erved														:	SSE[	BE[15:0]						
	Reset Value															0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0
03Ch	RTC_CALIB						Res	erved								CP	CW8	CW16		Rese	erved				C	CM[8:0	)]			
	Reset Value									1	1	1	1	1		0	0				1		0	0	0 0	0	0	0	0	0
040h	RTC_TMPCFG				Reser	rved				<b>TP2MF</b>	<b>TP2NOE</b>	TP2INTEN	TPIMF	<b>TPI NOE</b>	TP1INTEN	TPPUDIS		TPPRCH[1:0]	50 F300 ALAND	TPFLT[1:0]	TPFI	REQ[	2:0]	TPTS	Reserved	TP2TRG	TP2EN	TPINTEN	TPITRG	TPIEN
	Reset Value				1					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0
044h	RTC_ALRMASS		Res	erved	MA	SKSSA	3:0]				F	Reserv	ed										SS	V[14:	:0]					
	Reset Value				0	0 0	0										0	0	0	0	0	0	0	0	0 0	0	0	0	0	0
048h	RTC_ALRMBSS		Res	erved	MA	SKSSB[	3:0]				F	leserv	ed										SS	V[14:	:0]					
	Reset Value				0	0 0	0										0	0	0	0	0	0	0	0	0 0	0	0	0	0	0

# 21.4.2 RTC Calendar Time Register (RTC\_TSH)

## Address offset: 0x00

Reset value: 0x0000 0000

31				-				23	22	21	20	19		16
		1		Reserved	1	I		I	APM	нот	[1:0]		HOU[3:0]	
15	14	1	12	11	1	1	8	7	rw 6	rv	v 4	3	rw	0
Reserved		MIT[2:0]			MIU	[3:0]	1	Reserved		SCT[2:0]			SCU[3:0]	
		rw			r	w				rw			rw	

Bit Field	Name	Description
31:23	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description
22	APM	AM/PM format.
		0: AM format or 24-hour format
		1: PM format
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	Reserved	Reserved, the reset value must be maintained.
14:12	MIT [2:0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	Reserved	Reserved, the reset value must be maintained.
6:4	SCT[2:0]	Describes the second tens value in BCD format
3:0	SCU[3:0]	Describes the second units value in BCD format

# 21.4.3 RTC Calendar Date Register (RTC\_Date)

Address offset: 0x04

Reset value: 0x0000 2101

31	_			-			24	23			20	19		16
			Rest	erved		1			YRT	[3:0]			YRU[3:0]	.
15		13	12				8	7	6	w 5	4	3	rw	0
	WDU[2:0]		мот		моц	J[3:0]	1	Rese	erved	DAT	[1:0]		DAU[3:0]	

Bit Field	Name	Description			
31:24	Reserved	Reserved, the reset value must be maintained.			
23:20	YRT[3:0]	escribes the year tens value in BCD format			
19:16	YRU[3:0]	escribes the year units value in BCD format			
15:13	WDU[2:0]	Describes which Week day			
		000: Forbidden			
		001: Monday			
		111: Sunday			
12	МОТ	Describes the month tens value in BCD format			
11:8	MOU[3:0]	Describes the month units value in BCD format			
7:6	Reserved	Reserved, the reset value must be maintained.			
5:4	DAT[1:0]	Describes the date tens value in BCD format			
3:0	DAU[3:0]	Describes the date units value in BCD format			

# 21.4.4 RTC Control Register (RTC\_Ctrl)

Address offset: 0x08

Reset value: 0x0000 0000



# nsing.com.sg

31							24	23	22	21	20	19	18	17	16
	1	1	Rese	rved				COEN	OUTSI	EL[1:0]	OPOL	CALOSEL	BAKP	SU1H	AD1H
15	14	13	12	11	10	9	8	rw 7	r 6	w 5	rw 4	rw 3	rw 2	w	w 0
TSIEN	WTIEN	ALBIEN	ALAIEN	TSEN	WTEN	ALBEN	ALAEN	Reserved	HFMT	BYPS	REF CLKEN	TEDGE	WKUPSEL[2:0]		:0]
rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw		rw	

Bit Field	Name	Description				
31:24	Reserved	Reserved, the reset value must be maintained.				
23 COEN		Calibration output enable				
		This bit controls RTC_CALIB output				
		0: Disable calibration output				
		1: Enable calibration output				
22:21 OUTSEL[1:0]		Output selection				
		These bits are used to select the alarm/wakeup output				
		00: Disable output				
		01: Enable Alarm A output				
		10: Enable Alarm B output				
		11: Enable Wakeup output				
20	OPOL	Output polarity bit				
		This bit is used to configure the polarity of output.				
		0: Outputs high level when the selected output triggers(see OUTSEL[1:0])				
		1: Outputs low level when the selected output triggers(see OUTSEL[1:0])				
19 CALOSEL		Calibration output selection				
		When RTC_CTRL.COEN=1, RTCCLK = 32.768KHz and prescale at their default				
		value (RTC_PRE.DIVA[6:0]=127 and RTC_PRE.DIVS[14:0]=255).				
		0: Calibration output is 256 Hz				
		1: Calibration output is 1 Hz				
18	BAKP	Daylight saving time record				
		This bit is written by the user				
		0: Not record daylight saving time				
		1: Record daylight saving time				
17	SU1H	Subtract 1 hour (winter time change)				
		1 hour will be subtracted to the calendar time when the current hour value is not 0. This				
		bit is always read as 0.				
		0: No effect.				
		1: Subtracts 1 hour to the current time.				
16	AD1H	Add 1 hour (summer time change)				
		When this bit is set, 1 hour can be added to the calendar time. This bit is always read as.				
		0: No effect.				
		1: Adds 1 hour to the current time.				
15	TSIEN	Time-stamp interrupt enable				
		0: Disable time-stamp interrupt.				
		1: Enable time-stamp interrupt.				



Bit Field	Name	Description				
14	WTIEN	Wakeup timer interrupt enable				
		0: Disable wakeup timer interrupt.				
		1: Enable wakeup timer interrupt.				
13	ALBIEN	Alarm B interrupt enable				
		0: Disable Alarm B interrupt				
		1: Enable Alarm B Interrupt				
12	ALAIEN	Alarm A interrupt enable				
		0: Disable Alarm A interrupt				
		1: Enable Alarm A interrupt				
11 TSEN		Timestamp enable				
		0: Disable timestamp				
		1: Enable timestamp				
10	WTEN	Wakeup timer enable				
		0: Disable wakeup timer				
		1: Enable wakeup timer				
9	ALBEN	Alarm B enable				
		0: Disable Alarm B				
		1: Enable Alarm B				
8	ALAEN	Alarm A enable				
		0: Disable Alarm A				
		1: Enable Alarm A				
7	Reserved	Reserved, the reset value must be maintained.				
6	HFMT	Hour format bit				
		0: 24 hour format				
		1: Am/PM format				
5	BYPS	Bypass values from the shadow registers				
		0: Calendar values are copied from the shadow registers, which are refreshed every two				
		RTCCLK cycles.				
		1: Calendar values are copied directly from the calendar counters.				
		Note: If the frequency of the APB1 clock falls below seven times the frequency of				
		RTCCLK, RTC_CTRL.BYPS bit must be set to '1'				
4	REFCLKEN	RTC_REFIN reference clock detection enable (50 or 60 Hz)				
		0: Disable RTC_REFIN detection				
		1: Enable RTC_REFIN detection				
		Note: RTC_PRE.DIVS must be 0x00FF				
3	TEDGE	Time-stamp event active edge				
		0: Input rising edge creates a timestamp event				
		1: Input falling edge creates a timestamp event				
		TSEN need to be reset when TEDGE is changed to avoid unwanted				
		RTC_INITSTS.TISF setting.				
2:0	WKUPSEL[2:0]	Wakeup clock selection				
		000: RTC clock is divided by 16				
		001: RTC clock is divided by 8				



Bit Field	Name	Description
		010: RTC clock is divided by 4
		011: RTC clock is divided by 2
		10x: ck_spre (usually 1Hz) clock is selected
		11x: ck_spre (usually 1Hz) clock is selected and 2 <sup>16</sup> is added to the
		RTC_WKUPT.WKUPT counter.

## 21.4.5 RTC Initial Status Register (RTC\_Initsts)

Address offset: 0x0C

31													-	17	16
	1		1			1	Reserved	1		1			1	1	RECPF
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	r 0
Reserved	TAM2F	TAM1F	TISOVF	TISF	WTF	ALBF	ALAF	INITM	INITF	RSYF	INITSF	SHOPF	WTWF	ALBWF	ALAWF
	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rw	r	rc_w0	r	r	r	r	r

Bit Field	Name	Description
31:17	Reserved	Reserved, the reset value must be maintained.
16	RECPF	Recalibration pending flag
		The RECPF status flag is automatically set to '1' when software writes to the
		RTC_CALIB register, indicating that the RTC_CALIB register is blocked. After the
		new calibration settings are processed, this bit returns to '0'.
15	Reserved	Reserved, the reset value must be maintained.
14	TAM2F	RTC_TAMP2 detection flag
		This flag is set to '1' by hardware when a tamper event is detected on the
		RTC_TAMP2 input pin.
		This flag can be cleared by software writing 0
13	TAM1F	RTC_TAMP1 detection flag
		This flag is set to '1' by hardware when a tamper event is detected on the
		RTC_TAMP1 input pin.
		This flag can be cleared by software writing 0
12	TISOVF	The time-stamp overflow flag
		This flag is set to '1'by hardware when a time-stamp event happens when TISF bit is
		set.
		This flag can be cleared by software writing 0. It is advised to check and clear
		TISOVF only after clearing the TISF bit. Otherwise, an overflow might not be noticed
		if a timestamp event occurs immediately before the TISF bit is being cleared.
11	TISF	Time-stamp flag
		This flag is set to '1' by hardware when a time-stamp event happens.
		This flag can be cleared by software writing 0
10	WTF	Wake up timer flag
		This flag is set by hardware when the value of wakeup auto-reload counter reaches 0.
		This flag is cleared by software by writing 0.



Bit Field	Name	Description
		This flag must be cleared by software at least 1.5 RTCCLK periods before WTF is set
		again.
9	ALBF	Alarm B flag
		This flag is set to '1' by hardware when the time/date registers value match the Alarm
		B register values.
		This flag can be cleared by software writing 0
8	ALAF	Alarm A flag
		This flag is set to '1' by hardware when the time/date registers value match the Alarm
		A register values.
		This flag can be cleared by software writing 0
7	INITM	Enter initialization mode
		0: Free running mode
		1: Enter initialization mode and set calendar time value, date value, and prescale
		value.
6	INITF	Initialization flag
		RTC is in initialization state when this bit is '1', and calendar time, date and prescale
		value can be updated.
		0: Calendar time, date and prescale value can not be updated
		1: Calendar time, date and prescale value can be updated
5	RSYF	Register synchronization flag
		This flag is set to '1' by hardware when the calendar value are copied into the shadow
		registers. This bit is cleared by hardware when in initialization mode, while a shift
		operation is pending (SHOPF=1), or when in bypass shadow register mode
		(RTC_CTRL.BYPS=1). This bit can also be cleared by software.
		It is cleared either by software or by hardware in initialization mode.
		0: Calendar shadow register not yet synchronized
		1: Calendar shadow register synchronized
4	INITSF	Initialization status flag
		This flag is set to '1' by hardware when the calendar year field is different from 0 (which
		is the RTC domain reset state).
		0: Calendar has not been initialized
		1: Calendar has been initialized
3	SHOPF	Shift operation pending flag
		This flag is set to '1' by hardware as soon as a shift operation is initiated by a write to
		the RTC_SCTRL register. It is cleared by hardware when the corresponding shift
		operation has been completed, note that writing to the SHOPF bit has no effect.
		0: No shift operation is pending
		1: A shift operation is pending
2	WTWF	Wakeup timer write flag
		0: Wakeup timer configuration update is not allowed
		1: Wakeup timer configuration update is allowed
1	ALBWF	Alarm B write flag
		This flag is set to '1' by hardware when Alarm B values can be changed, after the



Bit Field	Name	Description
		RTC_CTRL.ALBEN bit has been set to 0.
		0: Alarm B update is not allowed
		1: Alarm B update is allowed
0	ALAWF	Alarm A write flag.
		This flag is set to '1' by hardware when Alarm A values can be changed, after the
		RTC_CTRL.ALAEN bit has been set to 0.
		0: Alarm A update is not allowed
		1: Alarm A update is allowed

### 21.4.6 RTC Prescaler Register (RTC\_Pre)

Address offset: 0x10

Reset value: 0x007F 00FF


31						 23	22		 	 	16
			Reserved					1	DIVA[6:0]		
15	14								rw		0
Reserved		1	1	1	1	DIVS[14:0]					
				•	•	rw					

Bit Field	Name	Description
31:23	Reserved	Reserved, the reset value must be maintained.
22:16	DIVA[6:0]	Asynchronous prescaler factor
		$f_{ck\_apre} = \text{RTCCLK}/(\text{DIVA}[6:0]+1)$
15	Reserved	Reserved, the reset value must be maintained.
14:0	DIVS[14:0]	Synchronous prescaler factor
		$f_{ck\_spre} = f_{ck\_apre}/(\text{DIVS}[14:0]+1)$

## 21.4.7 RTC Wakeup Timer Register (RTC\_WKUPT)

Address offset: 0x14

Reset value: 0x0000 FFFF



Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	WKUPT[15:0]	Wake up auto-reload value bits
		The RTC_INITSTS.WTF flag is set every (WKUPT[15:0] + 1) ck_wut cycles when
		the RTC_CTRL.WTEN=1. The wakeup timer becomes 17-bits When



Bit Field	Name	Description
		RTC_CTRL.WKUPSEL[2]=1.
		Note:
		This register change (such as the second setting or later Settings) needs to be
		changed in the wakeup interrupt, otherwise the changed Settings will not take effect
		immediately, but will take effect after the next wakeup;
		In particular, when RTC_CTRL.WKUPSEL[2:0] is set to 010, the modified setting
		does not take effect immediately, but will take effect after wake up in the next cycle.

## 21.4.8 RTC Alarm A Register (RTC\_ALARMA)

Address offset: 0x1C

31	30	29	28	27			24	23	22	21	20	19			16
MASK4	WKDSEL	DTT	[1:0]		DTU	[3:0]	1	MASK3	APM	нот	[1:0]		HOU	J[3:0]	'
rw 15	rw 14	r	w 12	11	rv	v	8	rw 7	rw 6	rv	v 4	3	r	w	0
MASK2		MIT[2:0]			MIU	[3:0]	1	MASK1		SET[2:0]			SEU	[3:0]	
rw		rw			rv	v		rw		rw			r	w	

Bit Field	Name	Description
31	MASK4	Alarm date mask
		0: Date/day match
		1: Date/day not match
30	WKDSEL	Week day selection
		0: DTU[3:0] represents the date units
		1: DTU[3:0] represents week day only. DTT[1:0] is not considered
29:28	DTT[1:0]	Describes the date tens value in BCD format
27:24	DTU[3:0]	Describes the date units value in BCD format
23	MASK3	Alarm hours mask
		0: Hours match
		1: Hours not match
22	APM	AM/PM notation
		0: AM or 24 hours format
		1: PM format
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	MASK2	Alarm minutes mask
		0: Minutes match
		1: Minutes not match
14:12	MIT[2:0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	MASK1	Alarm seconds mask
		0: Seconds match



Bit Field	Name	Description			
		1: Seconds not match			
6:4	SET[2:0]	Describes the second tens value in BCD format			
3:0	SEU[3:0]	Describes the second units value in BCD format			

### 21.4.9 RTC Alarm B Register (RTC\_ALARMB)

Address offset: 0x20

31	30	29	28	27			24	23	22	21	20	19			16
MASK4	WKDSEL	DTT	[1:0]		DTU	[[3:0]		MASK3	APM	нот	[1:0]		HOU	[3:0]	
rw 15	rw 14	r	w 12	11	r	w	8	rw 7	rw 6	r	w 4	3	r	W	0
MASK2		MIT[2:0]	1		MIU	[3:0]	1	MASK1		SET[2:0]			SEU	[3:0]	
rw		rw			r	w		rw		rw			r	N	

Bit Field	Name	Description
31	MASK4	Alarm date mask
		0: Date/day match
		1: Date/day not match
30	WKDSEL	Week day selection
		0: DTU[3:0] represents the date units
		1: DTU[3:0] represents week day only. DTT[1:0] is not considered
29:28	DTT[1:0]	Describes the date tens value in BCD format
27:24	DTU[3:0]	Describes the date units value in BCD format
23	MASK3	Alarm hours mask
		0: Hours match
		1: Hours not match
22	APM	AM/PM notation
		0: AM or 24 hours format
		1: PM format
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	MASK2	Alarm minutes mask
		0: Minutes match
		1: Minutes not match
14:12	MIT[2:0]	Describes the minute tens value in BCD format
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	MASK1	Alarm seconds mask
		0: Seconds match
		1: Seconds not match
6:4	SET[2:0]	Describes the second tens value in BCD format
3:0	SEU[3:0]	Describes the second units value in BCD format



## 21.4.10 RTC Write Protection Register (RTC\_WRP)

Address offset: 0x24

Reset value: 0x0000 0000

31													16
			1	I	Rese	rved	,			I	1		
		LI		1		L	1	1	1	1	1	II	
15	-			 	8	7		-			-		0
		Rese	rved	1			1		PKE	' [7:0]			
									·	v			

Bit Field	Name	Description
31:8	Reserved	Reserved, the reset value must be maintained.
7:0	PKEY[7:0]	Write protection key
		Reading this byte always returns 0x00.
		For detail on how to unlock RTC register write protection, refer to chapter RTC
		register write protection.

### 21.4.11 RTC Sub-second Register (RTC\_SUBS)

Address offset: 0x28

Reset value: 0x0000 0000

31														 16
							Rese	erved						
	1										1		1	 
15												1		 0
							SS[	15:0]						
L	1	1	1	1	1	1		r	1	1	1	1	1	

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15:0	SS[15:0]	Sub-second bit.
		This value is the value of the synchronous prescaler counter. This sub-second value is
		calculated by the below formula:
		Sub-second value = (RTC_PRE.DIVS[14:0]-SS)/(RTC_PRE.DIVS[14:0]+1)
		Note: SS[15:0] can be larger than RTC_PRE.DIVS[14:0] only after the shift
		operation is finished. In this case, the correct time/date is one second slower than the
		time/date indicated by RTC_TSH/RTC_DATE.

### 21.4.12 RTC Shift Control Register (RTC\_SCTRL)

Address offset: 0x2C

Reset value: 0x0000 0000



31	30				-		-					-	-	16
AD1S		I	I	1	I	1	I	Reserved	1	I	I	I	I	1
		1	1	1	1	1	I	1	1	1	1	1	1	
w 15	14													0
Reserved		1	1	1	1		1	SUBF[14:0	]	1	1	1	1	
		•						w	•					

Bit Field	Name	Description
31	AD1S	Add one second
		0: No add one second.
		1: Add one second to the clock/calendar
		This bit can only be written and read as zero. Writing to this bit does not have an impact
		when RTC_INITSTS.SHOPF=1.
30:15	Reserved	Reserved, the reset value must be maintained.
14:0	SUBF[14:0]	Subtract a fraction of a second
		There bits can only be written and read as zero Writing to this bit does not have an
		impact when RTC_INITSTS.SHOPF=1. The value which is written to SUBF is added
		to the synchronous prescaler counter, and the clock will delay:
		Delay (seconds) = (SUBF[14:0]+1) / (DIVS[14:0]+1)
		AD1S bit can be used together with the SUBF[14:0]bits:
		Advance (seconds) = $(1 - ((SUBF[14:0] + 1)/(DIVS[14:0] + 1)))$
		Note: RTC_INITSTS.RSYF bit will be cleared when write SUBF[14:0]. When
		<i>RTC_INITSTS.RSYF=1</i> , the shadow registers have been updated with the shifted time.
		When AD1S is set to 1, SUBF[14:0] cannot be all 0

## 21.4.13 RTC Timestamp Time Register (RTC\_TST)

#### Address offset: 0x30

Reset value: 0x0000 0000

31								23	22	21	20	19			16
				Reserved	1	1			APM	нот	[1:0]		HOU	[3:0]	
15	14		12	11			8	7	r 6	1	4	3	1	r	0
Reserved		MIT[2:0]			MIU	[3:0]	1	Reserved		SET[2:0]			SEU	[3:0]	
		r				r				r			1	r	

Bit Field	Name	Description
31:23	Reserved	Reserved, the reset value must be maintained.
22	APM	AM/PM notation
		0: AM or 24-hour clock
		1: PM
21:20	HOT[1:0]	Describes the hour tens value in BCD format
19:16	HOU[3:0]	Describes the hour units value in BCD format
15	Reserved	Reserved. Must be kept at the reset value
14:12	MIT[2:0]	Describes the minute tens value in BCD format



Bit Field	Name	Description
11:8	MIU[3:0]	Describes the minute units value in BCD format
7	Reserved	Reserved, the reset value must be maintained.
6:4	SET[2:0]	Describes the second tens value in BCD format
3:0	SEU[3:0]	Describes the second units value in BCD format

## 21.4.14 RTC Timestamp Date Register (RTC\_TSD)

Address offset: 0x34

Reset value: 0x0000 0000

31							24	23			20	19		16
			Rese	erved					YRT	[3:0]			YRU[3:0]	
			1	1	1		1		1	r	1		r	
15								-		-				
	WDUI2.01	13	12 MOT	11	MOL	112.01	8	7	6	5	4	3	DAU(2.01	0
	WDU[2:0]	13		11	MOU	J[3:0]	8	7 Rese		5 DAT	4	3	DAU[3:0]	0

Bit Field	Name	Description
31:24	Reserved	Reserved, the reset value must be maintained.
23:20	YRT[3:0]	Describes the year tens value in BCD format
19:16	YRU[3:0]	Describes the year units value in BCD format
15:13	WDU[2:0]	Describes which Week day
		000: Forbidden
		001: Monday
		111: Sunday
12	MOT	Describes the month tens value in BCD format
11:8	MOU[3:0]	Describes the month units value in BCD format
7:6	Reserved	Reserved, the reset value must be maintained.
5:4	DAT[1:0]	Describes the date tens value in BCD format
3:0	DAU[3:0]	Describes the date units value in BCD format

### 21.4.15 RTC Timestamp Sub-second Register (RTC\_TSSS)

Address offset: 0x38

31			 	 			 		 	16
					Rese	erved				
		1								J
15		i								0
					SSE[	[15:0]				
	1	1				r				

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description
15:0	SSE[15:0]	Sub second value
		SSE[15:0] is the value in the synchronous prescaler counter. The fraction of a second
		is provided by the formula below:
		Second fraction = (RTC_PRE.DIVS[14:0] - SSE) / (RTC_PRE.DIVS[14:0] + 1)
		Note: SSE can be larger than DIVS only after a shift operation. In that case, the
		correct time/date is one second less than as indicated by RTC_TSH/RTC_DATE.

### 21.4.16 RTC Calibration Register (RTC\_CALIB)

Address offset: 0x3C

Reset value: 0x0000 0000

31													 	16
							Rese	erved						
								I						
15	14	13	12			9	8						 	0
СР	CW8	CW16		Rese	rved	1			1	1	CM[8:0]	1	1	
rw	rw	rw									rw			

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained.
15	СР	Increase frequency of RTC by 488.5 ppm
		This feature is intended to be used along with CM[8:0]. When RTCCLK frequency is
		32768 Hz, the number of RTCCLK pulses added during a 32-second window is ((512
		* CP) – CM[8:0]).
		0: No add pulse.
		1: One RTCCLK pulse is inserted every 2 <sup>11</sup> pulses.
14	CW8	Select an 8-second calibration cycle period
		0: Not effect.
		1: Select an 8-second calibration period.
		When CW8 is set to '1', the 8-second calibration cycle period is selected.
		Note: when $CW8 = 1$ , $CM[1:0]$ will always be' 00'
13	CW16	To select a 16-second calibration cycle period
		0: Not effect.
		1: Select a calibration period of 16 seconds. If CW8 = 1, this bit cannot be set to 1.
		Note: when $CW16 = 1$ , $CM[0]$ will always be '0'
12:9	Reserved	Reserved, the reset value must be maintained.
8:0	CM[8:0]	Negative calibration bits
		The number of mask pulse out of 2 <sup>20</sup> RTCCLK pulses. This effectively decreases the
		frequency of the calendar with a resolution of 0.9537 ppm.

### 21.4.17 RTC Tamper Configuration Register (RTC\_TMPCFG)

Address offset: 0x40



31									22	21	20	19	18	17	16
			1	Rese	rved		1	1		TP2MF	Reserved	TP2INTEN	TP1MF	Reserved	TP1INTEN
15	14	13	12	11	10		8	7	6	rw 5	4	rw 3	rw 2	1	rw 0
TPPUDIS	TPPRC	CH[1:0]	TPFL	T[1:0]	Т	PFREQ[2:0	)] I	TPTS	Rese	rved	TP2TRG	TP2EN	TPINTEN	TP1TRG	TP1EN
rw	rv	N	r	w		rw		rw			rw	rw	rw	rw	rw

Bit Field	Name	Description
31:22	Reserved	Reserved, the reset value must be maintained.
21	TP2MF	Tamper 2 mask flag
		0: Not mask tamper 2 event.
		1: Mask tamper 2 event.
		Note: The Tamper 2 interrupt must not be enabled when TP2MF is set.
20	Reserved	Reserved, the reset value must be maintained.
19	TP2INTEN	Tamper 2 interrupt enable
		0: Disable tamper 2 interrupt when TPINTEN = $0$ .
		1: Enabled tamper 2 interrupt
18	TP1MF	Tamper 1 mask flag
		0: Not mask tamper 1 event.
		1: Mask tamper 1 event.
		Note: The Tamper 1 interrupt must not be enabled when TP1MF is set.
17	Reserved	Reserved, the reset value must be maintained.
16	TP1INTEN	Tamper 1 interrupt enable
		0: Disable tamper 1 interrupt when TPINTEN $= 0$ .
		1: Enabled tamper 1 interrupt
15	TPPUDIS	RTC_TAMPx Pull-up disable bit.
		0: Enable precharge RTC_TAMPx pins before each sampling.
		1: Disable precharge RTC_TAMPx pins
14:13	TPPRCH[1:0]	RTC_TAMPx Precharge duration.
		These bits determine the precharge time before each sampling.
		0x0: 1 RTCCLK cycles
		0x1: 2 RTCCLK cycles
		0x2: 4 RTCCLK cycles
		0x3: 8 RTCCLK cycles
12:11	TPFLT[1:0]	RTC_TAMPx filter count
		These bits determine the number of consecutive samples when occur active level.
		0x0: Triggers a tamper event at the active level.
		0x1: Triggers a tamper event after 2 consecutive samples at the active level.
		0x2: Triggers a tamper event after 4 consecutive samples at the active level.
		0x3: Triggers a tamper event after 8 consecutive samples at the active level.
10:8	TPFREQ[2:0]	Tamper sampling frequency
		This bit determines the frequency at the each RTC_TAMPx input is sampled.
		0x0: Sampling once every 32768 RTCCLK (1 Hz when RTCCLK = 32.768 KHz).
		0x1: Sampling once every 16384 RTCCLK.



Bit Field	Name	Description
		0x2: Sampling once every 8192 RTCCLK.
		0x3: Sampling once every 4096 RTCCLK.
		0x4: Sampling once every 2048 RTCCLK.
		0x5: Sampling once every 1024 RTCCLK.
		0x6: Sampling once every 512 RTCCLK.
		0x7: Sampling once every 256 RTCCLK.
7	TPTS	Tamper event trigger timestamp
		0: Disable tamper event trigger timestamp
		1: Enable tamper event trigger timestamp
		TPTS is valid even if TSEN=0 in the RTC_CTRL register.
6:5	Reserved	Reserved, the reset value must be maintained.
4	TP2TRG	Tamper 2 event trigger edge
		if TPFLT[1:0] != 00, tamper detection is in level mode:
		0: low level trigger a tamper detection event.
		1: high level trigger a tamper detection event.
		if $TPFLT = 00$ , tamper detection is in edge mode:
		0: Rising edge trigger a tamper detection event.
		1: Falling edge trigger a tamper detection event
3	TP2EN	Tamper 2 detection enable
		0: Disable tamper detection
		1: Enable tamper detection
2	TPINTEN	Tamper event interrupt enable.
		0: Disable tamper interrupt
		1: Enable tamper interrupt
		Note: This bit enables the interrupt of all tamper pins events, regraadless of
		TPxINTEN level. If this bit is cleared, each tamper event interrupt can be individually
		enabled by setting TPxINTEN.
1	TP1TRG	Tamper 1 event trigger edge
		if TPFLT[1:0] != 00, tamper detection is in level mode:
		0: low level trigger a tamper detection event.
		1: high level trigger a tamper detection event.
		if $TPFLT = 00$ , tamper detection is in edge mode:
		0: Rising edge trigger a tamper detection event.
		1: Falling edge trigger a tamper detection event
0	TP1EN	Tamper 1 detection enable
		0: Disable tamper detection
		1: Enable tamper detection

### 21.4.18 RTC Alarm A Sub-second Register (RTC\_ALRMASS)

Address offset: 0x44



31			28	27			24	23						16
	Rese	erved			MASKS	SB[3:0]	1		1	Rese	erved		1	
15	14				r	W						•		0
Reserved					1			SSV[14:0]		1	1			
		•						rw						

Bit Field	Name	Description
31:28	Reserved	Reserved, the reset value must be maintained.
27:24	MASKSSB[3:0]	Mask the most significant bit from this bits.
		0x0: No comparison on sub seconds for Alarm. The alarm is set when the seconds
		unit is incremented (assuming that the rest of the fields match).
		0x1: Only SSV[0] is compared and other bits are not compared.
		0x2: Only SSV[1:0] are compared and other bits are not compared.
		0x3: Only SSV[2:0] are compared and other bits are not compared.
		0xC: Only SSV[11:0] are compared and other bits are not compared.
		0xD: Only SSV[12:0] are compared and other bits are not compared.
		0xE: Only SSV[13:0] are compared and other bits are not compared.
		0xF: SSV[14:0] are compared
		Synchronization counter RTC_SUBS.SS[15] bit is never compared.
23:15	Reserved	Reserved, the reset value must be maintained.
14:0	SSV[14:0]	Sub seconds value
		This value is compared with the synchronous prescaler counter RTC_SUBS.SS[14:0],
		and bit number of compared is controlled by MASKSSB[3:0].

### 21.4.19 RTC Alarm B Sub-Second Register (RTC\_ALRMBSS)

Address offset: 0x48

Reset value: 0x0000 0000

31			28	27			24	23					16
	Rese	rved			MASKS	SB[3:0]			1	Reso	erved	1	
15	14				rv	N							0
Reserved								SSV[14:0]					

rw

Bit Field	Name	Description
31:28	Reserved	Reserved, the reset value must be maintained.
27:24	MASKSSB[3:0]	Mask the most significant bit from this bits.
		0x0: No comparison on sub seconds for Alarm. The alarm is set when the seconds
		unit is incremented (assuming that the rest of the fields match).
		0x1: Only SSV[0] is compared and other bits are not compared.
		0x2: Only SSV[1:0] are compared and other bits are not compared.
		0x3: Only SSV[2:0] are compared and other bits are not compared.



Bit Field	Name	Description
		0xC: Only SSV[11:0] are compared and other bits are not compared.
		0xD: Only SSV[12:0] are compared and other bits are not compared.
		0xE: Only SSV[13:0] are compared and other bits are not compared.
		0xF: SSV[14:0] are compared.
		Synchronization counter RTC_SUBS.SS[15] bit is never compared.
23:15	Reserved	Reserved, the reset value must be maintained.
14:0	SSV[14:0]	Sub seconds value
		This value is compared with the synchronous prescaler counter RTC_SUBS.SS[14:0],
		and bit number of compared is controlled by MASKSSB[3:0].



## 22 Operational Amplifier (OPAMP)

The OPAMP module can be flexibly configured. It is suitable for applications such as independent operational programming mplifiter (PGA) mode and follower mode The input range of OPAMP is 0V to  $V_{DDA}$  and the output range is 0.1V to  $V_{DDA}$ -0.1V. The output of the OPAMP is internally connected to the input channel of the ADC for analog signal measurement.

## **22.1 OPAMP Features**


- Support rail-to-rail input
- OPA linear output range  $0.4V \sim V_{DDA}$ -0.4V
- Can be configured as independent OPAMP and programmable gain OPAMP
- Non-inverted and inverted input multiple selection
- OPAMP operating mode can be configured as:
  - Independent mode (external gain setting)
  - PGA mode, programmable gain is set to 2X, 4X, 8X, 16X, 32X
  - Follower mode
- The internally connected ADC channel is used to measure the output signal of the OPAMP




### 22.1.1 OPAMP Function Description

The OPAMP can be configured to various PGA modes through register selection, and can also be configured as the OPAMP function of the user using external components. The output of the OPAMP can be used as the input channel to the ADC. The OPAMP outputs are connected to the analog channel of the ADC as follows.

The output of OPAMP is connected to analog input Channel6 of ADC.






## 22.2 OPAMP Operating Mode

### 22.2.1 External Gain Mode

The external gain mode means that the gain factor is determined by the connected resistance and capacitance. When OPAMAP\_CS.MOD is set to 2'b00 or 2'b01 for operational amplifiter function. The OPAMAP\_CS.VPSSEL or OPAMAP\_CS.VPSSEL selects non-inverted input, and the OPAMAP\_CS.VMSSEL or OPAMAP\_CS.VMSSEL selects inverted input. An external resistor is used to form a closed-loop amplification system. As shown in the figure below, the non inverted terminal, inverted terminal and output terminal of the OPAMAP are all connected to the external port. The amplification factor is determined by the external resistance-capacitance network.





### Figure 22-2 OPAMP External Gain Mode

### 22.2.2 Follower Mode


In follower mode, the output voltage is directly following the input voltage. The VMSEL terminal must be configured to connected to the OPAMP output port.

The OPAMP\_CS.MOD is set to 2'b11 for internal follow function, the OPAMAP\_CS.VPSSEL or OPAMAP\_CS.VPSEL selects non-inverted input, the OPAMAP\_CS.VMSSEL or OPAMAP\_CS.VMSEL is connected to the output port from inside the chip.

Unused VM pin can be used as other GPIO.



Figure 22-3 Follower Mode




### 22.2.3 Programming Gain Amplifier (PGA) Mode

The programming gain amplifier (PGA) mode amplifies the input voltage through the built-in resistance feedback network

The OPAMP\_CS.MOD is set to 2 'b10 for PGA function, supports gain of 2/4/8/16/32, the OPAMP\_CS.VMSSEL or OPAMP\_CS.VMSSEL pins must be set to floating. The OPAMP\_CS.VPSSEL or OPAMAP\_CS.VPSEL selects non-inverted input. The non-inverted input can be connected to an external pin, which can be a resistive network. Set OPAMP\_CS.PGAGAN to gain selection. The output of an OPAMP can be connected to a resistive network.

OPAMP's VM input pin can be used as a normal GPIOs.





#### Figure 22-4 Internal Programmable Gain Mode

### 22.2.4 Independent Write Protection

The write protection of OPAMP can be set independently by configuring the OPAMP\_LOCK register. Once the write protection is set, the software will not be able to write to the corresponding OPAMP register, and the write protection function can be canceled only after the chip is reset.

### 22.2.5 TIMER Controlled Switching Mode

In some applications, input switching of OPAMP can be done through TIM1\_CC6. TIM1\_CC6 controls the input switching of the OPAMP.

When TIM1\_CC6 is 1, the OPAMP selects the port configured by VPSSEL or VMSSEL as the input. Otherwise, VPSEL or VMSEL is used.

The OPAMP\_CS.TCMEN is set to 1 to enable the automatic input switching. The process of configuring automatic switching is as follows:

- 1. Enable automatic switching function OPAMP\_CS.TCMEN
- 2. Configure MUX configuration for the two conversion (VPSEL,VMSEL,VMSSEL)
- 3. Start OPAMP and TIM

### **22.3 OPAMP Registers**

### 22.3.1 OPAMP Registers Overview

#### Table 22-1 OPAMP Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
--------	----------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---



000h	OPAMP_CS	Reserved	VPSSEL[3:0]	VMSSEL[2:0]	TCMEN	. VPSEL[3:0]	VMSEL[2:0]	PGAGAN[2:0]	MOD[1:0]	EN
	Reset Value		0 0 0 0	0 0 0	0	0 0 0 0	0 0 0	0 0 0	0 0	0
004h	OPA_LOCK		R	eserved						OPAMPLK
	Reset Value									0



### 22.3.2 OPAMP Control Status Register (OPAMP\_CS)

Address offset: 0x00

Reset value: 0x0000 0000

31				•						21	20			17	16
					Reserved							VPS	SEL		VMSSEL
15	14	13	12		1	9	8		6	5	1	r	w 2	1	rw
	SSEL	TCMEN	12	VP	SEL	9 1	0	VMSEL	0	5	PGAGAN	5	M	DD	EN
r	w	rw		r	w			rw			rw		r	w	rw

Bit Field	Name	Description				
31:21	Reserve	Reserved, the re	eset value must	be maintained		
20:17	VPSSEL[3:0]	OPAMP Non inv	verted input seco	ondary selection.		
		Same definition	as VPSEL			
16:14	VMSSEL[2:0]	OPAMP Inverted	l input secondar	y selection		
		Same definition	as VMSEL			
13	TCMEN	Timer control au	tomatic switchin	ng mode enable		
		This bit is set or	cleared by softv	vare and is used to	control the autor	natic switching of
		primary and seco	ondary inputs (V	PSEL,VMSEL an	d VPSSEL,VMS	SEL).
		TIM1_CC6 auto	matically switch	nes to OPAMP.		
		0: Turn off autor	natic switching			
		1: Turn on auton	natic switching			
12:9	VPSEL[3:0]	OPAMP Non Inv	verted input sele	ction		
		Enumerated	OPAMP	Enumerated	OPAMP	
		value		value		
		0000	PF0	1000	PA10	
		0001	PA0	1001	PA15	
		0010	PA1	1010	PB4	
		0011	PA4	1011	PB5	
		0100	PA7	1100	Reserve	
		0101	PB0	1101	Reserve	
		0110	PB10	1110	Reserve	
		0111	PB14	1111	Reserve	
8:6	VMSEL[2:0]	OPAMP Invertee	l input selection	1	•	
		Enumerated	OPAMP	Enumerated	OPAMP	7
		value		value		
		000	PF1	100	PB2	
		001	PA2	101	PB3	1
		010	PA5	110	Reserve	1
		011	PC5	111	Reserve	1
5:3	PGAGAN[2:0]	OPAMP Program	nmable amplifie	r gain value		1
		000: Internal PG	A gain 2			



Bit Field	Name	Description
		001: Internal PGA gain 4
		010: Internal PGA gain 8
		011: Internal PGA gain 16
		100: Internal PGA gain 32
		Others: Reserve
2:1	MOD[1:0]	OPAMP PGA mode
		0x: External zoom mode
		10: Internal PGA enable
		11: Internal follower mode
0	EN	OPAMP Enable
		0: Disable
		1: Enable

## 22.3.3 OPAMP Lock Register (OPAMP\_LOCK)

#### Address offset: 0x04

31		-			 		-	-	-	-	 	16
			1	1	Rese	erved	1	1	1	1		
15		•									1	0
	1	1	1	1				1	1	1		OPAMP
					Reserved				ı	ı		LK

Bit Field	Name	Description
31:1	Reserve	Reserved, the reset value must be maintained
0	OPAMPLK	OPAMP Lock bit
		After the reset, this bit can be written only once
		0: The OPAMP register is readable and writable
		1: The OPAMP register is read-only



## 23 Beeper

## **23.1 Introduction**

The Beeper module (beeper1 and beeper2) supports complementary outputs and can generate periodic signals to drive external passive beepers. It is used to generate alert tones or alarm sounds.

## **23.2 Function Description**

Beeper as an independent module, is mounted on the APB1 bus with a maximum operating frequency of 48MHz. The timbre can be divided into 21 grades, and different timbres can be adjusted by configuring the relevant registers when using. One of the two outputs is usually turned off. If the reverse output is enabled, the two outputs are turned on at the same time and the outputs are complementary.

### **23.3 Beeper Registers**

These peripheral registers must be operated in word (32-bit) mode.

### 23.3.1 Beeper Register Overview


Table 23-1 Beeper Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	6	5	4	3	2	1	0
000h	BEEPER_CTRL												F	leserv	ved												INV_EN	BUZZER_EN	в	JZZE	ER_C	LKSE	EL
	Reset Value																										0	0	0	0	0	0	0

### 23.3.2 Beeper Control Register (BEEPER\_CTRL)

Address offset: 0x00

Reset value: 0x0000 0000



Bit Field	Name	Description
31:7	Reserved	Reserved, the reset value must be maintained.
6	INV_EN	Beeper complementary output enable
		0: There is only one output, and the other output is closed.
		1: Both outputs are turned on, and the outputs are complementary
5	BUZZER_EN	Beeper enable
		0: Beeper disabled
		1: Beeper enabled



Bit Field	Name	Description
4:0	BUZZER_CLKSEL[4:0]	Beeper output frequency selection:
		00001: L1 (Bass 1)
		00010: L2 (Bass 2)
		00011: L3 (Bass 3)
		00100: L4 (Bass 4)
		00101: L5 (Bass 5)
		00110: L6 (Bass 6)
		00111: L7 (Bass 7)
		01000: M1 (Alto 1)
		01001: M2 (Alto 2)
		01010: M3 (Alto 3)
		01011: M4 (Alto 4)
		01100: M5 (Alto 5)
		01101: M6 (Alto 6)
		01110: M7 (Alto 7)
		01111: H1 (Treble 1)
		10000: H2 (Treble 2)
		10001: H3 (Treble 3)
		10010: H4 (Treble 4)
		10011: H5 (Treble 5)
		10100: H6 (Treble 6)
		10101: H7 (Treble 7)
		default:

# **N**SING

# 24 Arithmetic Units (HDIV and SQRT)

## 24.1 HDIV and SQRT Introduction

The divider (HDIV) and square root calculator (SQRT) are mainly used in scenarios with high requirements for computing energy efficiency to partially supplement the lack of calculation of the microcontroller. The divider and square root calculator can perform division or square root calculator of unsigned 32-bit integers.

## 24.2 HDIV and SQRT Function Description

- Only supports word operation
- 8 clock cycles to complete an unsigned integer division operation
- 32-bit dividend, 32-bit divisor, output 32-bit quotient and 32-bit remainder
- The divisor is a zero warning flag, and the division operation end flag
- 32-bit unsigned square integer, 16-bit squared root output
- Complete an unsigned integer square operation in 8 clock cycles
- Checking whether the calculation is complete can be determined by setting the interrupt enable or querying the relevant register bit

## 24.3 HDIV Registers

### 24.3.1 HDIV Register Overview

#### Table 24-1 HDIV Register Overview

Offset	Register	31	30	29	28	LC	17	70	25	24	23	ç	77	21	20	19	18	17	16	15	14	;	c1 2	11	10	6	`	8	2	9	5	4	3	2	1	0
000h	HDIV_CTRLSTS									<u>.</u>						Res	erved	l												<u>.</u>	HDIVIEN	HDIVIF	HDIVDF	HDIVBUSY	HDIVSTART	HDIVEN
	Reset Value																														0	0	0	0	0	0
004h	HDIV_DIVIDEND																		DIVI	DEN	īD															
	Reset Value	0	0	0	0	(	) (	)	0	0	0	(	0	0	0	0	0	0	0	0	0	(	) 0	0	0	0	1	0	0	0	0	0	0	0	0	0
008h	HDIV_DIVISOR																		DIV	ISO	R															
	Reset Value	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														0	0	0	0	0	0	0	0												
00Ch	HDIV_QUOTIENT																		QUO	TIEI	ΝT															
	Reset Value	0	0	0	0	0	) (	)	0	0	0	(	0	0	0	0	0	0	0	0	0	(	) 0	0	0	0		0	0	0	0	0	0	0	0	0
010h	HDIV_REMAINDER																		REMA	AINE	DER															
	Reset Value	0	0	0	0	(	) (	)	0	0	0	(	0	0	0	0	0	0	0	0	0	(	) 0	0	0	0	1	0	0	0	0	0	0	0	0	0
014h	HDIV_DIVBY0		•							<u>.</u>	<u> </u>		<u> </u>		·		<u>.                                    </u>		Reserv		<u>.</u>	<u> </u>									<u>.</u>		·			DIVBY0
	Reset Value																																			0



### 24.3.2 HDIV Control Status Register (HDIV\_CTRLSTS)

Offset address: 0x00

Reset value: 0x0000 0000


31				-		÷									16
	1	1		1		1	Rese	erved	1		1			1	
15			1	•					6	5	4	3	2	1	0
	1	1	1	Rese	erved	1	1			HDIVIEN	HDIVIF	HDIVDF	HDIV BUSY	HDIV START	HDIVEN
										rw	rc_w1	r	r	rw	rw

Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained
5	HDIVIEN	Divider interrupt enable
		0: Disable interrupt
		1: Enable interrupt
4	HDIVIF	The divider interrupt flag bit, which generates an interrupt signal when the
		interrupt enable is turned on
		0: No interrupt is generated
		1: The division calculation is completed and an interrupt is generated
		Software writes '1' to clear this status bit.
3	HDIVDF	Completion of calculation flag.
		0: The division calculation has not ended or has not started
		1: The division calculation ends. Readable quotient and remainder
2	HDIVBUSY	Divider busy flag
		0: Divider idle
		1: Divider is working
1	HDIVSTART	Divider start bit
		0: Wait for the division operation to start
		1: Start the division calculation
		Writing this register bit triggers the start of the division operation
0	HDIVEN	Divider module enable
		0: Close the divider module
		1: Enable divider module

## 24.3.3 HDIV Dividend Register (HDIV\_DIVIDEND)

Offset address: 0x04

Reset value: 0x0000 0000





529 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



Bit Field	Name	Description
31:0	DIVIDEND	32-bit unsigned integer as dividend

### 24.3.4 HDIV Divisor Register (HDIV\_DIVISOR)

Offset address: 0x08

Reset value: 0x0000 0000

31											16
						DIV	ISOR				
15						r	w				0
	1	1	1	1		DIV	ISOR	1			
						r	w	•			

 Bit Field
 Name
 Description

 31:0
 DIVISOR
 32-bit unsigned integer as divisor

### 24.3.5 HDIV Quotient Register (HDIV\_QUOTIENT)

Offset address: 0x0C

Reset value: 0x0000 0000

31										16
			1		QUOT	FIENT				
			1		:	r				
15	 			-						0
		1	1		QUOT	FIENT				

Bit Field	Name	Description
31:0	QUOTIENT	Quotient calculated by the divider

### 24.3.6 HDIV Remainder Register (HDIV\_REMAINDER)

Offset address: 0x10

31						-									16
	1	1	1	1		I	REMA	INDER		1					1
	1	1	1	1		I	1			1	1	1		1	1
rw															
rw 15															0
	1	1	1	1		1	REMA	INDER		1					I
	1	1	1	I	1	I	1.1.1.1.1			I	l .	I	1	1	
							r	w							

Bit Field	Name	Description
31:0	REMAINDER	Remainder calculated by the divider



### 24.3.7 HDIV Divide by Zero Register (HDIV\_DIVBY0)

#### Offset address: 0x14

ł	Reset					value:					0x000	00				0000
	31															16
		I	I	I	I	I	I	Rese	erved	I	1	1	I	I	I	1
I		1	1	1	1	1	1	1	1	1	1	1	1	1	1	<u> </u>
,	15	1	r	r				1		·	i	1	-		1	0
								Reserved								DIVBY0
-																r

Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained
0	DIVBY0	Divisor is 0 flag
		0: Divisor is not 0
		1: Divisor is 0

## 24.4 SQRT Registers


### 24.4.1 SQRT Register Overview

### Table 24-2 SQRT Register Overview

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	6	5	4	3	2	1	0
000h	SQRT_CTRLSTS													Rese	erved													SQRTIEN	SQRTIF	SQRTDF	SQRTBUSY	SQRTSTART	SQRTEN
	Reset Value																											0	0	0	0	0	0
004h	SQRT_RADICAND															R	ADI	CAN	D														
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
008h	SQRT_ROOT			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																				RO	OT								
	Reset Value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### 24.4.2 SQRT Control Status Register (SQRT\_CTRLSTS)

#### Offset address: 0x00





Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained
5	SQRTIEN	The square root calculator interrupt enable
		0: Disable interrupt
		1: Enable interrupt
4	SQRTIF	The square root calculator interrupt flag bit, which generates an interrupt signal
		when the interrupt enable is turned on
		0: No interrupt is generated
		1: The square root calculation is completed and an interrupt is generated
		Software writes '1' to clear the status bit
3	SQRTDF	The square root calculator computes the complete flag bit.
		0: The calculation has not ended or not started
		1: End of calculation
2	SQRTBUSY	The square root calculator busy flag bit
		0: The opening calculator is idle
		1: The square root calculator is working
1	SQRTSTART	The square root calculation start bit
		0: Waiting for the start of square root calculation
		1: Configure 1 to start the square root calculation
		Write this register bit to trigger the start of the square root operation
0	SQRTEN	The square root calculator module enable:
		0: Turn off the square root calculator module
		1: Enable the square root calculator module

## 24.4.3 SQRT Radicand Register (SQRT\_RADICAND)

### Offset address: 0x04

Reset value: 0x0000 0000

31															16
	1			1	1	1	RADI	CAND	1	1	1	1	1		
rw 15								0							
RADICAND															
rw															

Bit Field	Name	Description						
31:0	RADICAND	32-bit unsigned integer as radicand						

## 24.4.4 SQRT Square Root Register (SQRT\_ROOT)

Offset address: 0x08

Reset value: 0x0000 0000



31	•										 		16
			1				Res	erved		1			
15	•		•										0
	1	1					RC	ют	1				
rw													

Bit Field	Name	Description
31:16	Reserved	Reserved, the reset value must be maintained
15:0	ROOT	16-bit square root output

# NSING

# 25 Controller Area Network (CAN)

## **25.1 Introduction**

As a CAN network interface, the basic extended CAN supports CAN protocols 2.0A and 2.0B. It can efficiently process a large number of received messages and greatly reduce the consumption of CPU resources. The priority characteristics of message transmitting can be configured by software. The hardware function of CAN can support time-triggered communication mode for applications with high security requirements.

## **25.2 Main Features**

- Support CAN protocol 2.0A and 2.0B active mode
- Baud rate up to 1Mbps
- Supports time-triggered communication
- Transmit :
  - Three transmitting mailboxes
  - The priority of transmitted packets can be configured by software
  - Records the timestamp of the time when the SOF was transmitted
- Receive:
  - Level 3 depth of 2 receiving FIFO
  - Variable filter group
  - There are 14 filter groups
  - Identifier list
  - The FIFO overflow processing mode is configurable
  - Record the time stamp of the receipt of the SOF
- Time-triggered communication mode:
  - Disable automatic retransmission mode
  - 16-bit free run timer
  - Timestamp can be sent in the last 2 bytes of data
- Management:
  - Interrupt masking
  - The mailbox occupies a separate address space to improve software efficiency

## 25.3 Overview

With the widespread application of CAN, the number of nodes in CAN network is growing rapidly. Multiple CAN nodes are connected through CAN network. With increase number of CAN nodes, the number of messages in CAN network also increase dramatically which will occupy lots of CPU resources. In CAN controller, the addition of receiving FIFOs and filtering mechanisms as hardware support for CPU message processing reduces the real-time response requirement of CAN messages.






Figure 25-1 Topology of CAN Network

### 25.3.1 CAN Module

The CAN module can automatically receive and transmit CAN messages. It supports standard identifiers (11 bits) and extended identifiers (29 bits).

### 25.3.2 CAN Operating Mode

Initialization, normal and sleep mode are three main operating modes of CAN. The internal pull-up resistor of CANTX pin is activated after hardware reset. The CAN operats in sleep mode to reduce power consumption.

The software configures CAN to enter initialization or sleep mode by setting CAN\_MCTRL.INIRQ and CAN\_MCTRL.SLPRQ bits. The software reads values of the CAN\_MSTS.INIAK or CAN\_MSTS.SLPAK bit to confirm whether the initialization or sleep mode has been entered. The internal pull-up resistor of the CANTX pin is disabled when it has been entered.

CAN is in normal mode when CAN\_MSTS.INIAK and CAN\_MSTS.SLPAK bits are both '0'. Before entering normal mode, it must synchronize with CAN bus. When 11 consecutive recessive bits are monitored on the CANRX pin, the CAN bus is idle and synchronization is completed.

#### Normal mode

After the initialization is completed, the software configures CAN to enter normal mode. Clear the CAN\_MCTRL.INIRQ



and wait for the hardware to clear the CAN\_MSTS.INIRQ bit to confirm that the CAN enters normal mode. Only after the synchronization with CAN bus is completed, the CAN can receive and transmit messages normally.

Setting the bit width and mode of the filter bank must be completed when the filter is in the initialization mode (the CAN\_FMC.FINITM bit is 1). Setting the initial value of the filter must be completed when it is inactive (the corresponding CAN\_FA1.FAC bit is 0).

#### Initialization mode

The software can perform initialization configuration only when the CAN is in initialization mode. Setting the CAN\_MCTRL.INIRQ bit, clearing CAN\_MCTRL.SLPRQ bit and waiting for the hardware to set the CAN\_MSTS.INIAK bit to confirm that CAN enters the initialization mode. When entering the initialization mode, the register configuration will not be affected. During the initialization mode, message reception and transmission are prohibited, and the CANTX pin outputs a recessive bit (high level). To exit initialization mode, clearing the CAN\_MCTRL.INIRQ bit and waiting for the hardware to clear the CAN\_MSTS.INIAK bit to confirm that CAN exits the initialization mode.

To perform initialization configuration for CAN by software, at least the bit time characteristic register (CAN\_BTIM) and the control register (CAN\_MCTRL) need to be configured. The software needs to set the CAN\_FMC.FINITM bit to initialize the filter bank (mode, bit width, FIFO association, activation and filter value) of CAN. Configuring the filter bank of CAN does not necessarily need to be in initialization mode.

Specially, when CAN\_FMC.FINITM=1, it is forbidden to receive messages. To modify the value of the corresponding filter, you need to first clear the filter activation bit (in CAN\_FA1). It is necessary to keep the unused filter bank inactive (keep its CAN\_FA1.FAC bit to '0').

#### Sleep mode (low power)

To enter the sleep mode, setting the CAN\_MCTRL.SLPRQ bit and waiting for the hardware to set the CAN\_MSTS.SLPAK bit to confirm that CAN enters the sleep mode. CAN can configure to sleep mode to reduce power consumption when unused. In sleep mode, the clock of CAN stops operating, but the software can still access the transmitting/receiving mailbox register. When CAN is in sleep mode, the CAN\_MCTRL.INIRQ bit must be set and the CAN\_MCTRL.SLPRQ bit must be clear simultaneously to enter the initialization mode.

There are two situation to wake up CAN(CAN exits sleep mode):


- When the CAN\_MCTRL.AWKUM bit is set(enable hardware wake up automatically), once the activity of the CAN bus is detected, the hardware will automatically clear the CAN\_MSTS.SLPRQ bit to wake up CAN.
- When the CAN\_MCTRL.AWKUM bit is clear(enable software wake up) and the wake-up interrupt occurred, the software must clear the CAN\_MCTRL.SLPRQ bit to exit the sleep mode.

If the wake-up interrupt (set the CAN\_INTE.WKUITE bit) is enabled, the wake-up interrupt will be generated once the CAN bus activity is detected, regardless of whether the hardware is enabled to automatically wake up CAN.

Before entering normal mode, the CAN must be synchronized with the CAN bus until the CAN\_MSTS.SLPAK bit cleared to confirm the sleep mode has exited. Please refer to Figure 25-2.



#### Figure 25-2 CAN Operating Mode



Note: The hardware sets the CAN MSTS.INIAK or CAN MSTS.SLPAK bit to respond to the sleep or initialization request.

### 25.3.3 Transmit Mailbox

Applications can transmit messages through three transmit mailboxes. The order of transmit three mailbox messages is determined by the transmission scheduler according to the priority of the messages. The priority can be determined by the identifier of the messages or by the order of transmitting requests.


### 25.3.4 Receive Filter

The CAN has 14 configurable identifier filter banks. After the application configures the identifier filter bank, the receiving mailbox will automatically receive the required messages and discard other messages.

### 25.3.5 Receive FIFO

CAN has two receiving FIFOs, each of which can store three complete messages. No application program is needed to manage it, and it is managed by hardware.





### Figure 25-3 Single CAN Block Diagram

### 25.3.6 CAN Test Mode


In the initialization mode, the test mode must be selected by combining the CAN\_BTIM.SLM bit and CAN\_BTIM.LBM bit. After selecting the test mode, the software needs to clear the CAN\_MCTRL.INIRQ bit to exit the initialization mode and enter the test mode.

#### Loopback mode

Loopback mode can be used for self-test. In loopback mode, the CAN stores the transmitted message in the receiving mailbox as received message (if it can be filtered by reception). In loopback mode, CAN internally feeds back the Tx output to the Rx input, completely ignoring the actual state of the CANRX pin. The message transmitted can be detected on the CANTX pin. To avoid external influence, the CAN kernel ignores the acknowledgement error(at the moment of acknowledgement bit of data/remote frame, it does not detect whether there is an dominant bit). To enter loopback mode, the CAN\_BTIM.SLM bit should be cleared and the CAN\_BTIM.LBM bit should be set.









#### Silent mode

In silent mode, the CAN can normally receive data frames and remote frames, but can only transmit recessive bits, and can't really transmit messages. If CAN needs to transmit overload flag, active error flag or ACK bit (these are dominant bits), such dominant bits are internally connected back to be detected by the CAN core. At the same time, the CAN bus will not be affected and still remain in the recessive bit state. Therefore, the silent mode is usually used to analyze the activity of the CAN bus without affecting the bus, because dominant bits is not actually transmit to the bus.

To enter silent mode, the CAN\_BTIM.SLM bit should be set and the CAN\_BTIM.LBM bit should be cleared.









#### Loopback silence mode

In loopback silent mode, the CANRX pin is disconnected from the CAN bus, while the CANTX pin is driven to the recessive bit state. It can be used for "Hot Selftest", meaning CAN can be tested like in loop-back mode but without affecting the CAN system connected to the CANTX and CANRX pins.

To enter loopback silence mode, both the CAN\_BTIM.SLM bit and the CAN\_BTIM.LBM bit should be set.





540 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



## 25.3.7 CAN Debug Mode

The CAN can continues to operate normally or stops operating according to the state of the following configuration bits:

- The DBG\_CTRL.CAN\_STOP bit of CAN in the debug support(DBG) module. Refer to paragraph 3.3.2 Section: Peripheral debugging support.
- The CAN\_MCTRL.DBGF bit refer to paragraph 0 Section: CAN\_MCTRL.

When the microcontroller is in debug mode, Cortex<sup>®</sup>-M4F core is in a suspended state.

## **25.4 CAN Function Description**

### 25.4.1 Transmit Processing

The process of transmitting messages is as follows:

- 1. The application program selects an empty transmit mailbox;
- 2. Writes the identifier, data length and data to be transmitted into the transmit mailbox register;
- 3. Set the CAN\_TMIx.TXRQ bit to request transmission(after CAN\_TMIx.TXRQ is set, the mailbox is no longer an empty mailbox and the software has no permission to write to the mailbox register);
- 4. The mailbox enter the pending state and wait to be the highest priority, refer to Section 0 Transmit priority;
- 5. Changing to the ready status once the mailbox becomes the highest priority mailbox;
- 6. The messages in the ready mailbox is transmitted as soon as the CAN bus enters the idle state, then enter the transmitting state.
- 7. Become an empty mailbox when the message in the mailbox is successfully transmitted;
- 8. Hardware set the RQCPM and TXOKM bits of the corresponding mailbox in CAN\_TSTS register to indicate a successful transmission.

However, if the transmission fails, the CAN\_TSTS.ALSTM bit will be set to indicate that the failure is caused by arbitration or the CAN\_TSTS.TERRM bit will be set to indicates that it is caused by the transmission error (for specific errors, please check the CAN\_ESTS.LEC[2:0] error code bits of the error status).

### transmit priority

#### Determined by the order of transmit requests.

Setting the CAN\_MCTRL.TXFP bit, and the transmit mailbox can be configured as a transmit FIFO. At this time, the priority of transmission is determined by the order of transmit requests. This mode is useful for segmented transmission.

#### Determined by the identifier.

According to CAN protocol, the message with the lowest identifier has the highest priority. If the values of identifiers are equal, the message with small mailbox number is transmitted first. When more than one transmit mailbox is registered, the transmit order is determined by the identifier of the message in the mailbox.

#### **Canceling transmitting**

Setting the CAN\_TSTS.ABRQM bit can abort transmit the request. If the mailbox is ready or pending, the transmitting request will be aborted immediately. If the mailbox is in the transmitting state, oborting the request may lead to two kinds



of results:

- if the message transmission fails in the mailbox, the mailbox becomes ready state, then the transmitting request is aborted, the mailbox becomes an empty mailbox and the CAN TSTS.TXOKM bit is cleared;
- if the message transmission successfully in the mailbox, the mailbox becomes an empty mailbox, and the CAN\_TSTS.TXOKM bit will be set by hardware.

Therefore, when the transmitting mailbox is in the transmitting state, regardless of the transmitting result, the mailbox will become an empty mailbox after the transmitting operation is finished.


## 25.4.2 Time Triggered Communication Mode

The internal timer of CAN is activated in time triggered communication mode. It is incremented at each CAN bit time (refer to Section 25.4.7). CAN samples the value of the internal timer at the sampling point position of the received and transmitted frame start bits, and the sampled value is the time stamp of the transmitting and receiving mailboxes. Timestamps generate form the internal timer will be stored in the CAN\_RMDTx/CAN\_TMDTx registers respectively.

#### 25.4.3 Non-automatic Retransmission Mode

To enable non-automatic retransmission mode, the CAN\_MCTRL.NART bit should be set. This mode corresponds to the function of time-triggered communication option in CAN standard. In non-automatic retransmission mode , the transmission will only be executed once. If the transmission fails, due to arbitration loss or error, the hardware will not automatically transmit the message again. At the end of a transmission operation, the hardware judge that the transmission request has been completed and the hardware sets the CAN\_TSTS.RQCPM bit. At the same time, the transmission result can query the CAN\_TSTS.TXOKM, CAN\_TSTS.ALSTM and CAN\_TSTS.TERRM bits.





#### 25.4.4 Receive Management

FIFOs with 3 levels depth are used to store received messages. When the application reads the FIFO output mailbox, it

542 / 585


NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



reads the first received message in the FIFO. FIFO is completely managed by hardware, which can simplify the application program, ensure the consistency of data and reduce the processing time of CPU.

#### Valid messages

A message is considered as valid when the message has been correctly received according to CAN protocol (no errors until the last bit of the EOF field) and it passes through the identifier filterings. Please refer to 25.4.5 Section: identifier filtering.



#### Figure 25-8 Receive FIFO States

#### **FIFO receive**

A FIFO includes mailboxes with three levels of depth, and the initial state is empty. After receiving the first valid message, one of the mailboxes will be suspended and the hardware will set the CAN\_RFF.FFMP[1:0] bits to 1 to indicate the receipt of a valid message. A valid message is received again before the mailbox is released. At this time, two mailboxes will be suspended at the same time, and the hardware will set the CAN\_RFF.FFMP[1:0] bits to 2 to indicate that two valid messages are pending. As above, the third valid message will suspend all three mailboxes and set the CAN\_RFF.FFMP[1:0] bits to 3.

When the three-level mailboxes of the FIFO are all suspended, receiving a valid message again will cause the mailbox to overflow and lose a message. The hardware will set the CAN\_RFF.FFOVR bit to 1 to indicate the occurrence of the event. The rules for lost messages depend on the configuration of the FIFO. If the FIFO lock function is disabled (clear the CAN\_MCTRL.RFLM bit), then the last message received in the FIFO will be overwritten by the new message. In this way, the latest received message will not be discarded; If the FIFO lock function is enabled (set the CAN\_MCTRL.RFLM bit), then the newly received messages will be discarded, and the software can read the first three messages in the FIFO.

#### **FIFO** release

The message stored in the FIFO will be read through the corresponding receive mailbox. The software reads the mailbox message and releases the mailbox by setting the CAN\_RFR.RFOM bit to 1, and the CAN\_RFF.FFMP[1:0] bit is decremented by 1 until it is 0.

#### **Receive related interrupts**

The hardware will update the CAN\_RFF.FFMP[1:0] bits when a message is stored in the receiving FIFO. If the FIFO message pending interrupt is currently enabled (the CAN\_INTE.FMPITE bit is set), the FIFO message pending interrupt



request will be generated.

When the third message is stored ,the FIFO becomes full, then the CAN\_RFF.FFULL bit will be set. If the FIFO full interrupt is currently enabled (the CAN\_INTE.FFITE bit is set), a FIFO full interrupt request will be generated.

When the FIFO overrun, the FFOVR bit will be set. If the FIFO overrun interrupt is currently enabled (the CAN\_INTE.FOVITE bit is set), a FIFO overrun interrupt request will be generated.

## 25.4.5 Identifier Filtering

In the CAN network, when the CAN is in the transmitter state, it broadcasts a message to each node by transmitting a message to the bus; when the CAN is in the receiver state, it determines whether the node needs the message according to the identifier of the message after receiving the message. If message is vaild, CAN core copies the message to SRAM(CAN's own SRAM); If it is not needed, the message will be discarded. This process does not require software intervention. Compared with software filtering, hardware filtering reduces the CPU usage. CAN controller provides 14 configurable filter banks (0~13) with variable bit width for application programs to meet this demand. These filter banks are used to receive only those messages needed by software. Each filter bank x contains two 32-bit registers, namely CAN FxR0 and CAN FxR1.

#### Setting of filter bit width and mode


Each filter in a filter bank is numbered (filter number, from 0 to a certain maximum value) depending on the mode and bit width setting of the filter bank. Refer to the figure below for the filter configuration. The filter bank can be configured through the corresponding CAN\_FMC register. Filter banks that are not used by the application should be kept disabled. Before configuring the filter bank, it must be set to the disabled state by clearing the CAN\_FA1.FAC bit.

By setting the corresponding CAN\_FS1.FSCx bit you can configure the bit width of a filter bank, refer to Figure 25-9.

The corresponding mask/identifier register can be configured to be the identifier list or identifier mask mode by the CAN\_FM1.FBx bit. The filter bank should be set to operation in the mask mode in order to filter out a bank of identifiers. And the filter bank should be set to operation in identifier list mode in order to filter out an identifier.







#### Variable bit width

The bit width of each filter bank can be independently configured. Each filter bank can be configured to be one 32-bit filter: including STDID[10:0], EXTID[17:0], IDE and RTRQ bits; or two 16-bit filters,:including g STDID[10:0], IDE, RTRQ and EXTID[17:15] bits, refer to Figure 25-9. In addition, the filter can be configured in two different modes, namely, the mask mode and the identifier list mode.

#### Mask mode

The filter ID is used to store the identifier format, and the filter mask is used to indicate which bits must be checked and which bits can be ignored.

#### Identifier list mode

The filter ID is used to store the identifier format. At this time, there is no mask for comparison, and the mask bit can be



used to store one more filter ID. However, the identifier of the message needs to be exactly the same as the filter ID format, otherwise it will fail to pass the filter.

## Filter match index

After CAN core receives a valid message it will matching the message ID with filters one by one until there is one filter pass or all filters failed. If this message failed to pass any enabled filter then it will be discarded. Otherwise when CAN core finds the first filter that the ID can pass, it pack filter index with the CAN message and stores inside receive FIFO in SRAM according to filter setting (CAN\_FFA1 decides store in which FIFO). User can find filter index in FMI [7:0] bits of CAN\_RMDTx register. This filter matching index can help to identify which types of message it is in this receive FIFO.

The filter match index can be used two ways. The first one is comparing the filter match index with a series of expected values. The another is using the filter match index as an index to access the target address. When numbering filters, the activation state of the filter bank is not considered. In addition, each FIFO numbers its associated filter, please refer to the example below.

For the filter in mask mode, the software only needs to compare the mask bits that are needed (bits that must be matched). For the filter in identifier list mode (non-screening filter), the software does not need to directly compare with the identifier.

Point to FIFOx	Filter Group	Filter Mode	FIFO0 Filter Number
	0	32 bit mask mode	0
	2	16 bit mask mode	1/2
	5	32 bit list mode	3/4
FIFO	7	16 bit list mode	5/6/7/8
	9	32 bit list mode	9/10
	11	16 bit list mode	11/12/13/14
	13	32 bit mask mode	15
Point to FIFOx	Filter Group	Filter Mode	FIFO1 Filter Number
	1	32 bit list mode	0/1
	3	16 bit list mode	2/3/4/5
	4	32 bit mask mode	6
FIFO1	6	16 bit mask mode	7/8
	8	32 bit mask mode	9
	10	16 bit mask mode	10/11

Table 25-1 Examples of Filter Numbering

546 / 585

NSING Technologies Pte. Ltd. Add: NSING, Teletech Park #02-28, 20 Science Park Road, Singapore 117674 Tel: +65 69268090 Email: sales@nsing.com.sg



	12	32 bit list mode	12/13
--	----	------------------	-------

#### Filter priority rules

According to different configurations of filters, it is possible that a message identifier can be filtered by multiple filters; In this case, the filter matching index stored in the receiving mailbox is first determined according to bit width, 32-bit-wide filters have higher priority than 16-bit-wide filters. For filters with the same bit width, the identifier list mode takes precedence over the mask mode. If filters have the same bit width and mode, the priority is determined by the filter bank number, the filter bank with lower number has the higher priority. Within a filter bank, the lower the filter number, the higher the priority.

#### Figure 25-10 Examples of Filter Mechanisms




Figure 25-10 illustrates the filter rules of CAN. When receiving a message, its identifier is first compared with the filter configured in identifier list mode. If there is a match, the message will be stored in the associated FIFO, and the index of the matched filter will be stored in the filter matchingindex.

If there is no match, the message identifier is compared with the filter configured in the mask mode. And the hardware will automatically discard the message without software intervention if the message identifier does not match any identifier in the filter.

## 25.4.6 Message Storage

A mailbox contains all information related to a message: identifier, data, control, status and time stamp information. The mailbox is the interface between software and hardware for transmission messages.

## **Transmit mailbox**

Message should be written into an empty transmit mailbox by software before enabling the transmission request. You can query the transmission status through the CAN\_TSTS register.

Offset from The Base Address of The Sending Mailbox	Register Name
0	CAN_TMIx
4	CAN_TMDTx

#### Table 25-2 Transmit Mailbox Register List



8	CAN_TMDLx
12	CAN_TMDHx

## **Receive mailbox (FIFO)**

The CAN\_RMDTx.FMI[7:0] field can store the filter matching index and CAN\_RMDTx.MTIM[15:0] field can store the 16-bit timestamp. The software can access the output mailbox of the receiving FIFO to read the received message. Once the software has processed the message such as reading it out, the software should set the CAN\_RFFx.RFFOM bit to release the corresponding receive FIFO to reserve storage space for later messages.

#### Table 25-3 Receive Mailbox Register List

Offset from The Base Address of The Receiving Mailbox	Register Name
0	CAN_RMIx
4	CAN_RMDTx
8	CAN_RMDLx
12	CAN_RMDHx

#### 25.4.7 Bit Timing

The bit timing logic monitors the serial CAN bus by sampling, and adjusts its sampling point by synchronizing with the edge of the frame start bit and resynchronizing with the following edge. To avoid programming errors in software, setting the bit timing register (CAN\_BTIM) can only be done when the CAN is in initialization mode.

Its operation can be simply understood as dividing each bit timing into three segments: synchronization segment (SYNC\_SEG), time period 1(BS1) and time period 2(BS2).

Usually, the change of bits will occur in SYNC\_SEG. Its value is fixed to 1 time unit (1  $\times$  t<sub>CAN</sub>).

BS1 defines the position of the sample point. It includes the PROP\_SEG and PHASE\_SEG1 of the CAN standard. Its duration is programmable between 1 and 16 time quanta but may be automatically lengthened to compensate for positive phase drifts due to differences in the frequency of the various nodes of the network

In BS2, it defines the location of the transmit point. It represents the PHASE\_SEG2 of CAN standard. Its duration is programmable between 1 and 8 time quanta but may also be automatically shortened to compensate for negative phase drifts

If a valid transition is detected in BS1 but not in SYNC\_SEG, BS1 is extended by up to RSJW so that the sample point is delayed. On the contrary, if a valid transition is detected in BS2 but not in SYNC\_SEG, BS2 is shortened by up to RSJW so that the sample point is moved earlier.


In the above description, RSJW (the resynchronization hop width) defines the upper limit of how many time quantas can be extended or shortened in each bit. Its value can be programmed into 1 to 4 time quanta. The effective transition is defined as the first transition from the dominant bit to the recessive bit when CAN itself does not transmit the recessive bit.

Note:

- (1) The bit timing characteristic and resynchronization mechanism of CAN bits are details in ISO11898 standard.
- (2) In order to improve the CAN bit time accuracy, it is not recommended to use HSI as the clock source.



#### Figure 25-11 Bit Timing






### Figure 25-12 Various CAN Frames

	Arbitration Field	12bit Ctrl Field 6bit	Data Field 8*Nbit	CRC Field 16bit	2bit	7bit	
	LD[10:0]	DLC DLC	Data[N]	CRC	ACK	EOF	
Inter-Frame Space		Data Fram	e (Standard identifier)	4 + 8 * Nbit			Inter-Frame Space
	Arbiti	ation Field 32bit		Data[N]	CRC Fie	ld 16bit 2bi	it 7bit EOF
Inter-Frame Space		D	ata Frame (Extended Ide	entifier) 64 + 8 * Nbit			or Overload Frame
	Arbitration Field 1	2bit Ctrl Field 6bit	CRC Field 16bit	2bit 7bit			
	ID[10:0]	DLC DLC	CRC	YOF EOF		_	
Inter-Frame Space		Remote Fr	ame 44bit		Inter-Frame or Overload		
Data Frame or Remote Frame	Error Flag 6bit Flag E	Echo 6bit Error Delin	Inter-Fr	ame Space oad Frame	2. ID = Id		me nsmission Request
Any Frame	INT 3bit send pau	se 8bit Bus	Data	Frame or te Frame	4. IDE = 1 5. r0,r1 = 6. DLC = 7. 0 <= N 8. CRC = 9. ACK =	Identifier Ext Reserved Bi Data Length <= 8 Cyclic Redu Acknowledg = End of Fran	tension Bit it 1 Code Indancy Code ge bit
End Of Frame or Error Delimiter or Overload Delimiter	6bit Ech	erload Overload o 6bit 1+7 	bit Inter-Fr	ame Space oad Frame	12.Error f active else	lag: 6 domin e 6 recessive	nant bits if node is error bits. s to error passive nodes only.





# 25.5 CAN Interrupt



### Figure 25-13 Event Flag and Interrupt Generation

CAN has four interrupt vectors. By setting the CAN interrupt enable register (CAN\_INTE), you can individually enable or disable each interrupt source. The following are the events that can generate each interrupt.

• FIFO0 interrupt(CAN\_RX0\_IRQn):

FIFO0 receives a new message, and the CAN\_RFF0.FFMP0 bit is not '00';

When FIFO0 becomes full, and the CAN\_ RFF0.FFULL0 bit is set;

When FIFO0 overruns, and the CAN\_RFF0.FFOVR0 bit is set.

• FIFO1 interrupt(CAN\_RX1\_IRQn):

FIFO1 receive a new message, and the CAN\_RFF1.FFMP1 bit is not '00'.

When FIFO1 becomes full, and the CAN\_RFF1.FFULL1 bit is set.

When FIFO1 overruns, and the CAN\_RFF1.FFOVR1 bit is set.

• Transmit interrupts(CAN\_TX\_IRQn):



Transmit mailbox x becomes empty, and the corresponding CAN\_TSTS.RQCPMx bit is set(x=1/2/3).

• Error and status change interrupt(CAN\_SCE\_IRQn):


CAN enters sleep mode;

Wake-up condition, the start of frame bit (SOF) is monitored on the CAN receiving pin.

Error condition, please refer to the CAN error status register (CAN\_ESTS) for details of the error.

## 25.5.1 Error Management

As described in CAN protocol, the error management is completely handled by hardware through transmitting error counter (CAN\_ESTS.TXEC field) and reception error counter (CAN\_ESTS.RXEC field). The counter value will increase or decrease according to the error situation. Please refer to CAN standard if you want to know more detailed information about CAN\_ESTS.TXEC and CAN\_ESTS.RXEC management.



#### Figure 25-14 CAN Error State Diagram

Software can read out the value of the transmission/reception error counter to judge the stability of CAN network, and CAN\_ESTS.LEC[2:0] bits can be read to get the detailed information of the current error status. What's more, by setting the CAN\_INTE register (such as CAN\_INTE. LECITE bit), the software can flexibly control the generation interrupts when an error is detected.

## 25.5.2 Bus-off Recovery

When TXEC is greater than 255, the CAN\_ESTS.BOFFL bit is set indicating that CAN goes bus-off. at this time, CAN can't receive and transmit messages.

In normal mode, according to the CAN\_MCTRL.ABOM bit, CAN recover from bus-off state and change to error active state either automatically or on software request. If the CAN\_MCTRL.ABOM bit is set, the recovery process will be started automatically after it has entered bus-off state. Otherwise, the recovery process will be started after software must request CAN to enter and then exit initialization mode. In both cases, CAN must wait for a recovery process described of CAN standard (128\*11 consecutive recessive bits are detected on CAN RX pin).

In initialization mode, CAN will not monitor the state of CAN RX pin, so the recovery process cannot be completed.

# **25.6 Can Configuration Process**

This chapter will introduce common configuration procedure of CAN, other details like functions of each mode and register bits are revealed in other part of this manual. CAN configuration process can divided into serval phases. Some of the configurations can be changed anytime as long as prior requirements are satisfyied (e.g., filter value).



- Preparation Stage:
  - 1. Configure RCC to enable CAN clock
  - 2. Configure RCC to enable AFIO and GPIO clock
  - 3. Write GPIO registers to map CAN TX and CAN RX signals to desired GPIO pins.
- Basic Configuration Stage:
  - 1. CAN device starts with sleep mode after reset.
  - 2. Exit sleep mode by clearing CAN\_MCTRL.SLPRQ bit.
  - 3. Enter initialization mode by setting CAN\_MCTRL.INIRQ bit.
  - 4. Wait for CAN\_MSTS.INIAK bit become 1 (enter intilization mode).
  - 5. Configure bit timing for CAN by writing value to CAN\_BTIM.BSJW, CAN\_BTIM.TBS2, CAN\_BTIM.TBS1 and CAN\_BTIM.BRTP bits. Baud rate of CAN bus is defined by the formula below:

$$BaudRate = \frac{1}{(1 + (TBS1 + 1) + (TBS2 + 1)) * (BRTP * t_{pclk})}$$

- 6. Configure operation mode options for CAN by writing to CAN\_BTIM.SLM (silent) or CAN\_BTIM.LBM in register.
- Configure CAN behavior(TTCM,ABOM,AWKUM,NART,RFLM,TXFP) through CAN\_MCTRL. Most of the configuration in this register can be changed on the fly but its advised not to do so. Otherwise during few cycles, CAN behavior will become unpredictable.
- 8. Exit Initialization mode by clearing CAN\_MCTRL.INIRQ bit.
- 9. Wait for CAN\_MSTS.INIAK bit become 0 (exit Initilization mode).
- User can use filters to filter the messages they want to receive. To configure filter, user needs to write '1' to CAN\_FMC.FINITM bit to request the filters to enter initialization mode. When filter is in initialization mode, CAN stops reception.
- Configure the operating mode (CAN\_FM1), filter scale (CAN\_FS1) and filter assignment (CAN\_FFA1) for each filter. User can also change filter value (CAN\_FiRx) during this time. After completing filter configuration, clear CAN\_FMC.FINITM bit to exit initialization for filters.
- For transmission:
  - 1. Enable the necessary transmit related interrupt CAN\_INTE.TMEITE bit.
  - 2. Check status bits of each mailbox in CAN\_TSTS. If any mailbox with TMEMx ( $x = 0 \sim 2$ ) is '1', user can write the message which is waiting for transmission into the corresponding mailbox address. CAN\_TMIx.TXRQ( $x = 0 \sim 2$ ) bit must be written to '1' after this mailbox is programed.
  - 3. After some time or after waiting for transmit interrupts, come back to check transmit status in CAN\_TSTS. Repeat step 2~3 for new message transmission.
- For Reception:
  - 1. User can also change the filter value (CAN\_FiRx) when the corresponding filter is deactivated. To deactivate certain filter, user needs to write '0' to the corresponding bit in CAN\_FA1 register.



- 2. Configure reception related interrupts in CAN\_INTE register.
- 3. Once CAN has received message and stored them inside reception FIFO, user needs to read the corresponding FIFO on time and release reception mailbox by writing '1' to RFFOMx in register CAN RFFx (x = 0,1).

## 25.7 Can Register File

All register operations must be performed in words (32 bits).

## 25.7.1 Register Description

#### **Register access protection**

When a CAN node is operating normally, incorrect access/modification of some configuration registers may cause hardware errors in the node, and temporarily interfere with the entire CAN network. Therefore, modification of the CAN\_BTIM register is only allowed when the CAN core is in initialization mode.

Only when the transmit mailbox status bit CAN\_TSTS.TMEM = 1, the user can modify data to the transmit mailbox.

#### **Control and status registers**

By configuring these registers, user can configure CAN parameters, such as operating mode and baud rate; start message transmitting; handling message reception; interrupt setting; read diagnostic information.

#### **Mailbox Register Description**

The transmitting and receiving mailboxes are basically the same except that the receiving mailbox is read-only and contains the CAN\_RMDTx.FMI field. The transmitting mailbox is writable when it is empty.

Note: the corresponding CAN\_TSTS.TMEM bit is set, which means that the transmitting mailbox is empty.

There are 3 transmitting mailboxes and 2 receiving FIFO. Each receiving FIFO has three mailboxes, and only the first received message in the FIFO can be accessed.

Each mailbox contains 4 registers:

FIFO0 contains CAN\_RMI0, CAN\_RMDT0, CAN\_RMDL0, CAN\_RMDH0;

FIFO1 contains CAN\_RMI1, CAN\_RMDT1, CAN\_RMDL1, CAN\_RMDH1;

Transmit mailbox (x) contains CAN\_TMIx, CAN\_TMDTx, CAN\_TMDLx, CAN\_TMDHx; x = 0,1,2.

#### **Filter Register Description**

The value of the filter can be modified only when the corresponding filter bank is closed or the CAN\_FMC.FINITM bit is set. In addition, only when the whole filter is set to the initialization mode (that is, CAN\_FMC.FINITM=1), the settings of the filter can be modified, that is, the CAN\_FM1,CAN\_FS1 and CAN\_FFA1 registers can be modified.

## 25.7.2 CAN Register Address Overview

#### **Table 25-4 CAN Register Overview**

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
000h	CAN_MCTRL								eserved								DBGF	MRST				eserved				TTCM	ABOM	AWKUM	NART	RFLM	TXFP	SLPRQ	INIRQ
	Reset Value								R								1	0				R				0	0	0	0	0	0	1	0



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	10	6	~	٢	9	5	4	3	2	1	0
004h	CAN_MSTS											Keserved									bvc	TSMP	RXMD	DWD		Reserved		SLAKINT	WKUINT	ERRINT	SLPAK	INIAK
	Reset Value										,	×									1	1	0	0		Я		0	0	0	1	0
008h	CAN_TSTS		LOWM[2:0]			TMEM[2:0]			CODE[1:0]	ABRQM2		Reserved		TERRM2	ALSTM2	TX0KM2	RQCPM2	ABRQM1		Reserved	TEDDMI	ALSTMI	TXOKMI	RQCPM1	ABRQM0		Reserved	<u> </u>	TERRM0	ALSTM0	TXOKM0	<b>RQCPM0</b>
	Reset Value	0	0	0	1	1	1	0	0	0		H		0	0	0	0	0		н	(	0	0	0	0		H		0	0	0	0
00Ch	CAN_RFF0						•	•	<u>.</u>						Keserved		<u> </u>	<u>.</u>					•		<u>.</u>		RFFOM0	FFOVR0	FFULLO	Reserved	EFMPOL1-01	
	Reset Value																										0	0	0		0	0
010h	CAN_RFF1													-	Keserved												RFFOMI	FFOVRI	FFULL1	Reserved	FFMP1[1-0]	
	Reset Value																1	1	1				-	-		1	0	0	0		0	0
014h	CAN_INTE								Keserved							SLKITE	WKUITE	ERRITE		Reserved	тестте	-	-	EWGITE	Reserved	FOVITE1	FFITE1	FMPITE1	FOVITE0	FFITE0	FMPITE0	TMEITE
	Reset Value									1						0	0	0			0	0	0	0		0	0	0	0	0	0	0
018h	CAN_ESTS			:	RXE	C[7:0]		1	1		1	1	TXE	2[7:0]			T					וענפרו ארת					LEC[2:0]	r –	Reserved	BOFFL	EPVFL	EWGFL
	Reset Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									0	0	0		0	0	0
01Ch	CAN_BTIM	NLS	LBM			Reserved			[0:1]wtsy	Reserved	TI	3S2[2	:0]		TBS	[3:0]	]			Recented				1	1	1	BRT	P[9:0]		1		
	Reset Value	0	0		-	4		0	0	ł	0	1	0	0	0	1	1			-	•		0	0	0	0	0	0	0	0	0	0
020h																Reserved																
17Fh																Rese																
180h	CAN_TMI0																															
				ŝ	STDII	D[10:	0]/EX	TID[	28:18	3]	I	ľ		ľ			_	_	1	E	XTID[1	7:0]	-						_	IDE	RTRQ	TXRQ
	Reset Value	x	x	x	STDII x	D[10: x	0]/EX	TID[ x	28:18 x	8] x	x	x	x	x	x	x	x	x	x	E	XTID[1		x	x	x	x	x	x	x	x IDE	× RTRQ	o TXRQ
184h	Reset Value CAN_TMDT0	x	x	1			1	x	x	1		x	x	x	x	x	x	x	x	тт	x x		x	x	x	<u> </u>	-	x	x		x	
184h		x x	x x	1			1	x	x	x		x x	x	x x	x x	x x	x x	x	x	тт			x		x	<u> </u>	Reserved x	x	x	x	x	
184h 188h	CAN_TMDT0			x x	x	x x	x x	x	x MTIN	x 4[15:0	0]	x	I	x	x		<u> </u>	x	x	x	x x	x	x	TGT	x	<u> </u>	Reserved	x DATA	x	x DLC x	x [3:0]	0
	CAN_TMDT0 Reset Value			x x	x x	x x	x x	x	x MTIN	x 4[15:0	0]	x	x	x	x		<u> </u>	x	x	x	Reserved	7:0]	x	TGT	x	<u> </u>	Reserved		x	x DLC x	x [3:0]	0
	CAN_TMDT0 Reset Value CAN_TMDL0 Reset Value	x	x	x x I x	x x DATA x	x x 3[7:0 x	x x )] x	x P X	x MTIN X	x 1[15:0 x	) x	x I x	x DATA x	x 2[7:0 x	x )] x	x	x	-	I	x D	x x Seerved Seerved TATA1[ x x x x	7:0]		TGT ×		- - -	I Reserved	DAT <i>A</i>	x 0[7:0	x DLC x ]	x [3:0] x	0 x
	CAN_TMDT0 Reset Value CAN_TMDL0	x	x	x x I x	x x DATA	x x 3[7:0 x	x x )] x	x P X	x MTIN X	x 1[15:0 x	) x	x I x	x DATA	x 2[7:0 x	x )] x	x	x	-	I	x D	x x gesetred []TATA]	7:0]		TGT ×		- - -	I Reserved	DATA	x 0[7:0	x DLC x ]	x [3:0] x	0 x
188h	CAN_TMDT0 Reset Value CAN_TMDL0 Reset Value	x	x	x x I x	x x DATA x DATA	x x 3[7:0 x	x x )] x	x P X	x MTIN X	x 1[15:0 x	) x	x I x	x DATA x	x 2[7:0 x	x )] x	x	x	-	I	x D	x x Seerved Seerved TATA1[ x x x x	7:0]		TGT ×		- - -	I Reserved	DAT <i>A</i>	x 0[7:0	x DLC x ]	x [3:0] x	0 x
188h	CAN_TMDT0 Reset Value CAN_TMDL0 Reset Value CAN_TMDH0	x	x	x x I x I x	x X DATA X DATA	x 3[7:0 x 7[7:0 x	x x )] x x	x r x x	x MTIM x x	x 4[15:0 x x x x	)] x	x x	X DATA X DATA	x 2[7:0 x .6[7:0	x )] x	x	x	x	x	x D x D	x x Potosov ATA1[' x x ATA5['	7:0]		L9L x	x	x	I Reserved	ATAC x	x 0[7:( x 4[7:(	x DLC x r] x	x [3:0] x x	0 x
188h 18Ch	CAN_TMDT0 Reset Value CAN_TMDL0 Reset Value CAN_TMDH0 Reset Value	x	x	x x I x I x	x x DATA x DATA x	x 3[7:0 x 7[7:0 x	x x )] x x	x r x x	x MTIM x x	x 4[15:0 x x x x	)] x	x x	X DATA X DATA	x 2[7:0 x .6[7:0	x )] x	x	x	x	x	x D x D	x x x x x x x x x x x x x x x x x x x	7:0] x x 7:0] x x 7:0]		L9L x	x	x	I Reserved	ATAC x	x 0[7:( x 4[7:(	x DLC x i] x i]	x [3:0] x x	0 x x x
188h 18Ch	CAN_TMDT0 Reset Value CAN_TMDL0 Reset Value CAN_TMDH0 Reset Value CAN_TMI1	x	x	x x I x	x x DATA x DATA x stDii	x 3[7:0 x 7[7:0 x D[10:	x x )] x )] x 0]/EX	x x x x TTID[	x MTIN x x x 28:18 x	x 4[15:( x x x x	) x x x x	x x	x DATA x DATA x	x 2[7:0 x .6[7:0 x	x 1] x 1]	x x	x x x	x	x	x D x E	X X To a second	7:0] x x 7:0] x x 7:0]	x	L9L x	x	x	I Reserved	DATA x DATA x	x x x x x x x x	x DLC x y y x	x KTRQ x	TXRQ x x 0
188h 18Ch 190h	CAN_TMDT0 Reset Value CAN_TMDL0 Reset Value CAN_TMDH0 Reset Value CAN_TMI1 Reset Value	x	x	x x I x	x x DATA x DATA x stDii	x 3[7:0 x 7[7:0 x D[10:	x x )] x )] x 0]/EX	x x x x TTID[	x MTIN x x x 28:18 x	x f[15:0 x x x x x x x x	) x x x x	x x	x DATA x DATA x	x 2[7:0 x .6[7:0 x	x 1] x 1]	x x	x x x	x	x	x D x E	x x attal: x x x x x x x x	7:0] x x 7:0] x x 7:0]	x	L9L x x	x	x	I Keserved	DATA x DATA x	x x x x x x x x	x DLC x y x x x x x	x KTRQ x	TXRQ x x 0
188h 18Ch 190h	CAN_TMDT0 Reset Value CAN_TMDL0 CAN_TMDH0 Reset Value CAN_TMI1 Reset Value CAN_TMI1	x x x	x x x	x I X X X X	x x DATA x DATA x X STDII	x x 33[7:0 x 7[7:0 x D[10:' x x	x x y] x y] x 0]/EX x x	x x x x TTID[ x	x MTIN x x 28:18 x MTIN	x x x x x x x x t[15:0	x       x       x       x       y	x x x x	x DATA x DATA x	x 2[7:0 x 6[7:0 x x	x o] x x x x x	x x x	x x x	x	x	x D x D x E :	X X To a second	7:0] x x 7:0] x x 7:0] x x	x	LDL x	x	x	Reserved x Reserved	DATA x DATA x	x x x x x 4[7:( x x x x	x DLC x y x y x x DLC x x x	x [3:0] x x x X X X (3:0]	0 TXRQ x x 0



Offset	Register	31	30	29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	П	10	6	0	7	9	5	4	3	2	1	0
19Ch	CAN_TMDH1			DATA	<b>4</b> 7[7:0	9]					Γ	DATA6	[7:0	]					Γ	DATA5[	7:0]						E	DATA	4[7:0	]		
	Reset Value	x	x	x x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x y	κ.	x	x :	:	x	x	x	x	x	x	x	x
1A0h	CAN_TMI2			STDI	D[10:	0]/EX	TID[	28:18	]										Е	XTID[1	7:0]									IDE	RTRQ	TXRQ
	Reset Value	х	x	x x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	ι.	x	x	:	x	x	x	x	x	x	x	0
1A4h	CAN_TMDT2						N	MTIN	[[15:0]											Reserved			E	D.		-	Keserved			DLC[	[3:0]	
	Reset Value	x	x	x x	x	x	x	x	x	x	x	x	x	x	x	x				ł			3	:		•	-		x	x	x	x
1A8h	CAN_TMDL2			DATA	43[7:0	)]		1			Γ	DATA2	[7:0	]					Γ	DATA1[	7:0]						E	DATA	.0[7:0	]		
	Reset Value	x	x	x x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x y	κ.	x	x	:	x	x	x	x	x	x	x	x
1ACh	CAN_TMDH2			DATA	<b>4</b> 7[7:0	0]		1			Γ	DATA6	[7:0	]					Γ	DATA5[	7:0]						Γ	DATA	4[7:0	]		
	Reset Value	x	x	x x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x y	¢.	x	x	:	x	x	x	x	x	x	x	x
1B0h	CAN_RMI0			STDI	D[10:	0]/EX	TID[	28:18	]										Е	XTID[1	7:0]									IDE	RTRQ	Reserved
	Reset Value	x	x	x x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x y	¢.	x	x	:	x	x	x	x	x	x	x	R
1B4h	CAN_RMDT0						N	MTIN	[[15:0]											FMI[7:	0]					-	Keserved			DLC[	[3:0]	
	Reset Value	x	x	x x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x y	¢.	x	x :	:		¢	¥		x	x	x	x
1B8h	CAN_RMDL0			DATA	A3[7;0	)]					Γ	DATA2	[7:0	]					Γ	DATA1[	7:0]						Ε	DATA	.0[7:0	]		
	Reset Value	x	x	x x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x y	c	x	x	:	x	x	x	x	x	x	x	x
											г	DATA6	[7:0						Γ										.4[7:0	]		
1BCh	CAN_RMDH0			DATA	47[7:0	ני								J						DATA5[	7:0]						Γ	DATA				
1BCh	CAN_RMDH0 Reset Value	x	x	DATA x x	x	x	x	x	x	x	x		x	x	x	x	x	x	x	x ,		x	x	:	x	x	T x	x	x	x	x	x
1BCh 1C0h		x	x		x	x			I	x					x	x	x	x			¢.		x		x	x	1		1	IDE ×	RTRQ ×	
	Reset Value		x	x x	x	x			I	x x		x			x x	x x	x x	x x		x >	7:0]		x 2 x 2		x x	x x	1		1			Reserved x
	Reset Value			x x STDI	x D[10:	x 0]/EX	TID[	28:18 x	]	x	x	x	x	x		I			E	x ,	7:0]					x	x x	x	x	IDE	x RTRQ	
1C0h	Reset Value CAN_RMI1 Reset Value	x		x x STDI	x D[10:	x 0]/EX	TID[	28:18 x	] x	x	x	x	x	x		I			E	x , XTID[1 x ,	< 7:0] < 0]			: :		x	x	x	x	x IDE	x RTRQ	
1C0h	Reset Value CAN_RMI1 Reset Value CAN_RMDT1	x	x	x x STDI x x	x D[10: x x	x 0]/EX x	TID[ x	28:18 x MTIN	] x [[15:0]	x	x x x	x	x x x	x x x	x	x	x	x	E x x	x x x x x x x x x x x x x x x x x x x	<pre>x 7:0] x 0] x</pre>	x	x	: :		x	X	x	x x x	IDEC x	x [3:0]	Reserved
1C0h 1C4h	Reset Value CAN_RMII Reset Value CAN_RMDT1 Reset Value	x	x	x x STDI x x x x	x D[10: x x	x 0]/EX x	TID[ x	28:18 x MTIN	] x [[15:0]	x	x x x	x x x	x x x	x x x	x	x	x	x	E x x	x x x x x x x x x x x x x x x x x x x	<pre></pre>	x	x			x	X	x	x x x	IDEC x	x [3:0]	Reserved
1C0h 1C4h	Reset Value CAN_RMI1 Reset Value CAN_RMDT1 Reset Value CAN_RMDL1	x	x	x x STDI x x x x DATA	x D[10: x x A3[7:0	x 0]/EX x y] x	TID[ x y	28:18 x MTIN x	] [[15:0] x	x x	x x x I x	x x x	x x [7:0 x	x x x ] x	x	x	x	x	E x x T	x , XTID[1 x , FMI[7: x , DATA1[	ς ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (	x	x :		x	x -	x x Kesetved X	x x DATA	x x x 0[7:0	E C C C C C C C C C C C C C C C C C C C	x [3:0]	x Reserved
1C0h 1C4h 1C8h	Reset Value CAN_RMI1 Reset Value CAN_RMDT1 Reset Value CAN_RMDL1 Reset Value	x x	x	x x STDI x x x x DATA x x	x D[10: x x A3[7:0	x 0]/EX x y] x	TID[ x y	28:18 x MTIN x	] [[15:0] x	x x	x x x I x	x x x x x x x x x x x x x x x x x x x	x x [7:0 x	x x x ] x	x	x	x	x	E x x T	x x x x x x x x x x x x x x x x x x x	 7:0]                                                                                                                                                                                                                                                                                                                                                   <b< th=""><th>x</th><th>x :</th><th></th><th>x</th><th>x -</th><th>x x Kesetved X</th><th>x x DATA</th><th>x x x 0[7:0</th><th>E C C C C C C C C C C C C C C C C C C C</th><th>x [3:0]</th><th>x Reserved</th></b<>	x	x :		x	x -	x x Kesetved X	x x DATA	x x x 0[7:0	E C C C C C C C C C C C C C C C C C C C	x [3:0]	x Reserved
1C0h 1C4h 1C8h	Reset Value CAN_RMI1 Reset Value CAN_RMDT1 Reset Value CAN_RMDL1 Reset Value CAN_RMDL1 CAN_RMDL1	x x	x x	x x STDI x x x x DAT/ x x DAT/	x D[10: x x x x x x x x x x x x x x	x 0]/EX x x 1] x	TID[ x x	28:18 x MTIN x	] x t[15:0] x	x x x	x x x T x	x x x x x x x x x x x x x x x x x x x	x x [7:0 x [7:0	x x ] x ]	x	x	x x x	x	E x x r	x         ,           x         ,           x         ,           FMI[7:           x         ,           DATA1[           x         ,	 7:0]                                                                                                                                                                                                	x x	x 2		x	x - x	x x (reserved x x x x x x x x x x x x x x x x x x x	x x DATA x DATA	x x x 0[7:0 x 4[7:0	EQ x DLC[ x y]	X [3:0]	x Reserved
1C0h 1C4h 1C8h 1CCh	Reset Value CAN_RMI1 Reset Value CAN_RMDT1 Reset Value CAN_RMDL1 Reset Value CAN_RMDL1 CAN_RMDL1	x x	x x	x x STDI x x x x DAT/ x x DAT/	x D[10: x x x x x x x x x x x x x x	x 0]/EX x x 1] x	TID[ x x	28:18 x MTIN x	] x t[15:0] x	x x x	x x x T x	x x x x x x x x x x x x x x x x x x x	x x [7:0 x [7:0	x x ] x ]	x	x	x x x	x	E x x r	x         ,           x         ,           x         ,           FMI[7:           x         ,           DATA1[           x         ,	 7:0]                                                                                                                                                                                                                     	x x	x 2		x	x - x	x x (reserved x x x x x x x x x x x x x x x x x x x	x x DATA x DATA	x x x 0[7:0 x 4[7:0	EQ x DLC[ x y]	X [3:0]	x Reserved
1C0h 1C4h 1C8h 1CCh	Reset Value CAN_RMI1 Reset Value CAN_RMDT1 Reset Value CAN_RMDL1 Reset Value CAN_RMDL1 CAN_RMDL1	x x	x x	x x STDI x x x x DAT/ x x DAT/	x D[10: x x x x x x x x x x x x x x	x 0]/EX x x 1] x	TID[ x x	28:18 x MTIN x	] x t[15:0] x	x x x	x x x T x	x x x x x x x x x x x x x x x x x x x	x x [7:0 x [7:0	x x ] x ]	x	x	x x x	x	E x x r	x         ,           x         ,           x         ,           FMI[7:           x         ,           DATA1[           x         ,	 7:0]                                                                                                                                                                                                                     	x x	x 2		x	x - x	x x (reserved x x x x x x x x x x x x x x x x x x x	x x DATA x DATA	x x x 0[7:0 x 4[7:0	EQ x DLC[ x y]	X [3:0]	x Reserved



Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
204h	CAN_FM1									bermeen	Reserved															FB[1	3:0]						
	Reset Value									6	4									0	0	0	0	0	0	0	0	0	0	0	0	0	0
208h																Reserved																	
20Ch	CAN_FS1										Keselved															FSC[	13:0]						
	Reset Value									P	24									0	0	0	0	0	0	0	0	0	0	0	0	0	0
210h		-														Reserved																	
214h	CAN_FFA1									bermeen	Reserved															FAF[	13:0]						
	Reset Value									6	4									0	0	0	0	0	0	0	0	0	0	0	0	0	0
218h																Reserved																	
21Ch	CAN_FA1									borneod	Reserved															FAC[	13:0]						
	Reset Value										2									0	0	0	0	0	0	0	0	0	0	0	0	0	0
220h																Reserved				<u>.</u>			<u>.</u>		-	<u>.</u>	-						
224h																Reserved																	
23Fh																Rese																	
240h	CAN_F0B1		-										-		_		FBC[	31:0]		-						-							
	Reset Value	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
244h	CAN_F0B2																FBC[	31:0]															
2111	Reset Value	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
248h	CAN_F1B1																FBC[	31:0]															
2401	Reset Value	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
24Ch	CAN_F1B2																FBC[	31:0]															
2401	Reset Value	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
	•																Demond	IVESCIVEN															
2A8h	CAN_F13B1			1			T			1					1		FBC[	31:0]															
	Reset Value	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
2ACh	CAN_F13B2																FBC[																
	Reset Value	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x



## 25.7.3 CAN Control and Status Register

Abbreviations used in register descriptions, please refer to Section 1.1.

#### CAN master control register (CAN\_MCTRL)

Address offset: 0x00

Reset value: 0x0001 0002

31														17	16
	1		I	I	I		Reserved		I						DBGF
		1	1	1	1	1	1	l	1			L			L
15	14						8	7	6	5	4	3	2	1	rw 0
MRST				Reserved				TTCM	ABOM	AWKUM	NART	RFLM	TXFP	SLPRQ	INIRQ
rs				1				rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:17	Reserved	Reserved, the reset value must be maintained.
16	DBGF	Debug freeze
		0: During debugging, CAN works as usual.
		1: Freeze the reception/transmission of CAN during debugging. The receiving
		FIFO can still be read, written and controlled normally.
		Note: DBG_CTRL.CAN_STOP bit must be set when CAN is frozen, please refer to
		Section 25.3.7: Can Debug Mode.
15	MRST	CAN software master reset
		0: This peripheral works normally;
		1: enforce reset CAN, after which CAN enters sleep mode and CAN_RFFx.FFMP
		bit and CAN_MCTRL register are initialized to their reset values. After that, the
		hardware automatically clears this bit.
14:8	Reserved	Reserved, the reset value must be maintained.
7	TTCM	Time triggered communication mode
		0: disable time triggered communication mode;
		1: enable time trigger communication mode.
		Note: For more information about time-triggered communication mode, please
		refer to Section 25.4.2: Time-triggered communication mode.
6	ABOM	Automatic bus-off management
		This bit determines the conditions under which the CAN hardware can exit the
		bus-off state.
		0: The process of exiting the bus-off state is that after the software sets the
		CAN_MCTRL.INIRQ bit and then clears it, once the hardware detects 128
		consecutive 11-bit recessive bits, it exits the bus-off state;
		1: Once the hardware detects 128 consecutive 11-bit recessive bits, it will
		automatically exit the bus-off state.
		Note: For more information about bus-off status, please refer to Section 25.5.1:
		Error management.
5	AWKUM	Automatic wake up mode
		This bit determines whether CAN is awakened by hardware or software when it is



Bit Field	Name	Description
		in sleep mode.
		0: The sleep mode is awakened by the software by clearing the
		CAN_MCTRL.SLPRQ bit;
		1: Sleep mode is automatically awakened by hardware by detecting CAN
		messages. At the same time of wake-up, the hardware automatically clears the
		CAN_MSTS.SLPRQ and CAN_MSTS.SLPAK bits.
4	NART	No automatic retransmission
		0: According to the CAN standard, when the CAN hardware fails to send a
		message, it will automatically retransmit it until it is successfully sent;
		1: CAN message is only sent once, regardless of the sending result (success, error
		or arbitration loss).
3	RFLM	Receive FIFO locked mode.
		0: the FIFO is not locked when receiving overflows, and when the message of the
		receiving FIFO is not read out, the next received message will overwrite the last
		message;
		1: FIFO is locked when receiving overflow. When the message of receiving FIFO
		is not read out, the next received message will be discarded.
2	TXFP	Transmit FIFO priority
		When there are multiple messages waiting to be sent at the same time, this bit
		determines the sending order of these messages.
		0: Priority is determined by the identifier of the message;
		1: Priority is determined by the order in which requests are sent.
1	SLPRQ	Sleep mode request
		The software can request the CAN to enter the sleep mode by setting this bit, and
		once the current CAN activity (sending or receiving messages) ends, the CAN
		will enter the sleep mode.
		Clear by software to make CAN exit sleep mode.
		When the CAN_MCTRL.AWKUM bit is set and the SOF bit is detected in the
		CAN Rx signal, the hardware clears this bit.
		This bit is set after reset, that is, CAN is in sleep mode after reset.
0	INIRQ	Initialization request
		clear this bit by software can make CAN exit from initialization mode: when
		CAN leaves Initialization mode and entering normal mode, it needs to detect 11
		consecutive recessive bits at the receiving pin, CAN will be synchronized and
		ready for receiving and sending data. To this end, the hardware correspondingly
		the CAN_MSTS.INIAK bit is cleared.
		Setting this bit by software enables CAN to enter initialization mode from normal
		operation mode: once the current CAN activity (sending or receiving) is over, the
		hardware sets the CAN_MSTS.INIAK bit and CAN enters initialization mode.

## CAN master status register (CAN\_MSTS)

Address offset: 0x04

Reset value: 0x0000c02



31															16
	Reserved														
	1	1	1	1	1	1	1		1 1		1				1
15			12	11	10	9	8	7		5	4	3	2	1	0
	Rese	erved	1	RXS	LSMP	RXMD	TXMD		Reserved		SLAKINT	WKUINT	ERRINT	SLPAK	INIAK
				r	r	r	r				rc_w1	rc_w1	rc_w1	r	r

Bit Field	Name	Description
31:12	Reserved	Reserved, the reset value must be maintained.
11	RXS	CAN Rx signal
		This bit reflects the actual level of the CAN receive pin (CAN_RX).
10	LSMP	Last sample point
		The last sampled value of the CAN receive pin (corresponding to the value of the
		current receive bit).
9	RXMD	Receive mode
		if this bit equals to 1 indicates CAN is currently the receiver.
8	TXMD	Transmit mode
		if this bit equals to 1 indicates CAN is currently the transmitter.
7:5	Reserved	Reserved, the reset value must be maintained.
4	SLAKINT	Sleep acknowledge interrupt
		When CAN_INTE.SLKITE=1, once CAN enters sleep mode, hardware will set
		this bit, and then the corresponding interrupt will be triggered. When this bit is
		set, if the CAN_INTE.SLKITE bit is set, a state change interrupt will be
		generated.
		Software can clear this bit, and hardware also clears this bit when
		CAN_MSTS.SLPAK bit is cleared.
		Note: When CAN_INTE.SLKITE=0, this bit should not be queried, but the
		CAN_MSTS.SLPAK bit should be queried to know the sleep state.
3	WKUINT	Wakeup interrupt
		When CAN is in sleep state, once the start of frame bit (SOF) is detected, the
		hardware will set this bit; And if the CAN_INTE.WKUITE bit is set, a state
		change interrupt is generated.
		This bit is cleared by software.
2	ERRINT	Error interrupt
		When an error is detected, a bit of the CAN_ESTS register will be set, and if the
		corresponding interrupt enable bit of the CAN_INTE register is also set, the
		hardware will set this bit; If the CAN_INTE.ERRITE bit is set, a state change
		interrupt is generated. This bit is cleared by software.
1	SLPAK	Sleep acknowledge
		This bit is set by hardware, indicating that the software CAN module is in sleep
		mode. This bit is the confirmation of the software request to enter sleep mode
		( the CAN_MCTRL.SLPRQ bit is set).
		Hardware clears this bit when CAN exits sleep mode (CAN leaves Sleep mode
		and entering normal mode, it needs to be synchronized with CAN bus).



Bit Field	Name	Description								
		Synchronization with CAN bus here means that the hardware needs to detect 11								
		consecutive recessive bits on the RX pin of CAN.								
		Note: clearing CAN_MCTRL.SLPRQ bit by software or hardware will start the								
		process of exiting sleep mode. See the description of CAN_MCTRL.AWKUM bit								
		for details of clearing CAN_MCTRL.SLPRQ bit.								
0	INIAK	Initialization acknowledge								
		This bit is set by hardware, indicating that the software CAN module is in								
		initialization mode. This bit is the confirmation of the software request to enter								
		the initialization mode (the CAN_MCTRL.INIRQ bit is set).								
		Hardware clears this bit when CAN exits initialization mode (CAN leaves								
		Initialization mode and entering normal mode, it needs to be synchronized with								
		CAN bus). Synchronization with CAN bus here means that the hardware needs to								
		detect 11 consecutive recessive bits on the RX pin of CAN.								

## CAN transmit status register (CAN\_TSTS)

Address offset: 0x08

Reset value: 0x1C00 0000

31	30	29	28	27	26	25	24	23	22		20	19	18	17	16
LOWM2	LOWM1	LOWM0	TMEM2	TMEM1	TMEM0	СО	DE	ABRQM2		Reserved		TERRM2	ALSTM2	ТХОКМ2	RQCPM2
r 15	r 14	r	r 12	r 11	r 10	9	r 8	rs 7	6		4	rc_w1 3	rc_w1 2	rc_w1 1	rc_w1 0
ABRQM1		Reserved		TERRM1	ALSTM1	тхокм1	RQCPM1	ABRQM0		Reserved		TERRM0	ALSTM0	тхокм0	RQCPM0
rs				rc_w1	rc_w1	rc_w1	rc_w1	rs				rc_w1	rc_w1	rc_w1	rc_w1

Bit Field	Name	Description						
31	LOWM2	Lowest priority flag for mailbox 2						
		When multiple mailboxes are waiting to send messages, and the priority of						
		mailbox 2 is the lowest, hardware sets this bit.						
30	LOWM1	Lowest priority flag for mailbox 1						
		When multiple mailboxes are waiting to send messages, and the priority of						
		mailbox 1 is the lowest, hardware sets this bit.						
29	LOWM0	Lowest priority flag for mailbox 0						
		When multiple mailboxes are waiting to send messages, and the priority of						
		mailbox 0 is the lowest, hardware sets this bit.						
		Note: If there is only one mailbox waiting, CAN_TSTS.LOW[2:0] is cleared						
28	TMEM2	Transmit mailbox 2 empty						
		When there is no message waiting to be sent in mailbox 2, hardware sets this bit.						
27	TMEM1	Transmit mailbox 1 empty						
		When there is no message waiting to be sent in mailbox 1, hardware sets this bit.						
26	TMEM0	Transmit mailbox 0 empty						
		When there is no message waiting to be sent in mailbox 0, hardware sets this bit .						
25:24	CODE[1:0]	Mailbox code						
		When at least one sending mailbox is empty, these two bits represent the next						



Bit Field	Name	Description
		empty sending mailbox number.
		When all sending mailboxes are empty, these two bits represent the sending
		mailbox number with the lowest priority.
23	ABRQM2	Abort request for mailbox 2
		Set this bit, software can stop the sending request of mailbox 2, and hardware
		clears this bit when the sending message of mailbox 2 is idle. If there is no
		message waiting to be sent in mailbox 2, it will have no effect to set this bit.
22:20	Reserved	Reserved, hardware force is 0.
19	TERRM2	Transmission error of mailbox 2 failed.
		When the mailbox 2 fails to send due to an error, set this bit.
18	ALSTM2	Arbitration lost for mailbox 2
		When the mailbox 2 fails to send due to the loss of arbitration, set this bit.
17	TXOKM2	Transmission OK of mailbox 2
		The hardware updates this bit after each sending attempt of mailbox 2:
		0: The last sending attempt is not yet successful;
		1: The last sending attempt was successful.
		When the sending request of mailbox 2 is successfully completed, hardware sets
		this bit. See Figure 25-7.
16	RQCPM2	Request completed mailbox 2
		When the last request (send or abort) for mailbox 2 is completed, the hardware
		will set this bit.
		Writing '1' to this bit by software can clear it; When the hardware receives the
		send request, it can also clear this bit (the CAN_TMI2.TXRQ bit is set).
		When this bit is cleared, other sending status bits (CAN_TSTS.TXOKM2,
		CAN_TSTS.ALSTM2 and CAN_TSTS.TERRM2 bits) of mailbox 2 are also
		cleared.
15	ABRQM1	Abort request for mailbox 1
		Set this bit, the software can stop the sending request of mailbox 1, and the
		hardware clears this bit when the sending message of mailbox 1 is idle. If there is
		no message waiting to be sent in mailbox 1, it will have no effect to set this bit.
14:12	Reserved	Reserved, the reset value must be maintained.
11	TERRM1	Transmission error of mailbox 1
		When the mailbox 1 fails to send due to an error, set this bit.
10	ALSTM1	Arbitration lost for mailbox 1
		When the mailbox 1 fails to send due to the loss of arbitration, set this bit
9	TXOKM1	Transmission OK of mailbox 1
		The hardware updates this bit after each sending attempt of mailbox 1:
		0: The last sending attempt is not yet successful;
		1: The last sending attempt was successful.
		When the sending request of mailbox 1 is successfully completed, the hardware
		sets this bit. See Figure 25-7.
8	RQCPM1	Request completed mailbox 1
		When the last request (send or abort) for mailbox 1 is completed, the hardware



Bit Field	Name	Description
		sets this bit.
		Writing '1' to this bit by software can clear it; When the hardware receives the
		send request, it can also clears this bit (the CAN_TMI1.TXRQ bit is set).
		When this bit is cleared, other sending status bits (CAN_TSTS.TXOKM1,
		CAN_TSTS.ALSTM1 and CAN_TSTS.TERRM1 bits) of mailbox 1 are also
		cleared.
7	ABRQM0	Abort request for mailbox 0
		The software can stop the sending request of mailbox 0 by setting this bit , and the
		hardware clears this bit when the sending message of mailbox 0 is idle. If there is
		no message waiting to be sent in mailbox 0, it will have no effect to set this bit.
6:4	Reserved	Reserved, the reset value must be maintained.
3	TERRM0	Transmission error of mailbox 0
		When the mailbox 0 fails to send due to an error, set this bit.
2	ALSTM0	Arbitration lost for mailbox 0
		When the mailbox 0 fails to send due to the loss of arbitration, set this bit
1	ТХОКМ0	Transmission OK of mailbox 0
		The hardware updates this bit after each attempt to send mailbox 0:
		0: The last send attempt is not yet successful;
		1: The last sending attempt was successful.
		When the sending request of mailbox 0 is successfully completed, the hardware
		sets this bit. See Figure 25-7.
0	RQCPM0	Request completed mailbox 0
		When the last request (send or abort) for mailbox 0 was completed, the hardware
		sets this bit.
		Writing '1' to this bit by software can clear it; When the hardware receives the
		send request, it can also clears this bit (the CAN_TMI0.TXRQ bit is set).
		When this bit is cleared, other sending status bits (CAN_TSTS.TXOKM0,
		CAN_TSTS.ALSTM0 and CAN_TSTS.TERRM0 bits) of mailbox 0 are also
		cleared.

## CAN receive FIFO 0 register (CAN\_RFF0)

#### Address offset: 0x0c

#### Reset value: 0x0000 0000

31					1				1					16
						Rese	erved							
15		1				I		6	5	4	3	2	1	0
		Reserved						RFFOM0	FFOVR0	FFULL0	Reserved	FFMP	0[1:0]	
	1								rs	rc_w1	rc_w1		1	

Bit Field	Name	Description							
31:6	Reserved	Reserved, the reset value must be maintained.							
5	RFFOM0	Release FIFO 0 output mailbox.							



Bit Field	Name	Description					
		The software releases the output mailbox of the receive FIFO by setting this bit. If					
		the receiving FIFO is empty, it will have no effect on setting this bit, that is, it will					
		be meaningful to set this bit only when there is a message in the FIFO. If there are					
		more than two messages in FIFO, because of the characteristics of FIFO, the					
		software needs to release the output mailbox to access the second message.					
		When the output mailbox is released, the hardware clears this bit.					
4	FFOVR0	FIFO 0 overrun					
		When FIFO 0 is full, a new message is received and the message meets the					
		filtering conditions, the hardware sets this bit. This bit is cleared by software.					
3	FFULL0	FIFO 0 full					
		When there are 3 messages in FIFO 0, the hardware sets this bit'. This bit is					
		cleared by software.					
2	Reserved	Reserved, the reset value must be maintained.					
1:0	FFMP0[1:0]	FIFO 0 message pending					
		Number of FIFO messages 0 These two bits reflect the number of messages					
		currently stored in the receiving FIFO 0. Every time a new message is stored in					
		the receiving FIFO 0, the hardware adds 1 to the CAN_RFF0.FFMP0.					
		Every time the software writes '1' to the CAN_RFF0.RFF0M0 bit to release the					
		output mailbox, CAN_RFF0.FFMP0 is decremented by 1 until it is 0.					

### CAN receive FIFO 1 register (CAN\_RFF1)

Address offset: 0x10

Reset value: 0x0000 0000

31	1				1									16
		1				Rese	erved	1			1			
15								6	5	4	3	2	1	0
	Reserved					1	1	RFFOM1	FFOVR1	<b>FFULL1</b>	Reserved	FFMP	1[1:0]	
									rs	rc_w1	rc_w1		t	

Bit Field	Name	Description
31:6	Reserved	Reserved, the reset value must be maintained.
5	RFFOM1	Release FIFO 1 output mailbox.
		The software releases the output mailbox of the receive FIFO by setting this bit. If
		the receiving FIFO is empty, it will have no effect on setting this bit, that is, it will
		be meaningful to set this bit only when there is a message in the FIFO. If there are
		more than two messages in FIFO, because of the characteristics of FIFO, the
		software needs to release the output mailbox to access the second message.
		When the output mailbox is released, the hardware clears this bit.
4	FFOVR1	FIFO 1 overrun
		When FIFO 1 is full, a new message is received and the message meets the
		filtering conditions, the hardware sets this bit. This bit is cleared by software.
3	FFULL1	FIFO 1 full



Bit Field	Name	Description
		When there are 3 messages in FIFO 1, the hardware sets this bit. This bit is
		cleared by software.
2	Reserved	Reserved, the reset value must be maintained.
1:0	FFMP1[1:0]	FIFO 1 message pending
		Number of messages in FIFO 1 These two bits reflect the number of messages
		stored in the current receiving FIFO 1. Every time a new message is stored in
		receiving FIFO 1, the hardware adds 1 to CAN_RFF1.FFMP1.
		Every time the software releases the output mailbox by writing '1' to
		CAN_RFF1.RFF0M1 bit, CAN_RFF1.FFMP1 is decremented by 1 until it is 0.

### CAN interrupt enable register (CAN\_INTE)

Address offset: 0x14

Reset value: 0x0000 0000

31				-			-						18	17	16
			1			Rese	erved							SLKITE	WKUITE
15	. 14		12	11	10	9	8	7	6	5	4	3	2	rw 1	rw 0
ERRITE		Reserved	1	LECITE	BOFITE	EPVITE	EWGITE	Reserved	FOVITE1	FFITE1	FMPITE1	FOVITE0	FFITE0	FMPITE0	TMEITE
rw			•	rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:18	Reserved	Reserved, the reset value must be maintained.
17	SLKITE	Sleep interrupt enable
		0: when the CAN_MSTS.SLAKINT bit is set, no interrupt is generated;
		1: when the CAN_MSTS.SLAKINT bit is set, an interrupt is generated.
16	WKUITE	Wakeup interrupt enable
		0: when CAN_MSTS.WKUINT bit is set, no interrupt is generated;
		1: when CAN_MSTS.WKUINT bit is set, an interrupt is generated.
15	ERRITE	Error interrupt enable
		0: When there is an error registration in the CAN_ESTS register, no interrupt is
		generated;
		1: When there is an error registration in the CAN_ESTS register, an interrupt is
		generated.
14:12	Reserved	Reserved, the reset value must be maintained.
11	LECITE	Last error code interrupt enable
		0: When an error is detected, when the hardware sets CAN_ESTS.LEC[2:0], the
		CAN_MSTS.ERRINT bit is not set;
		1: When an error is detected, when the hardware sets CAN_ESTS.LEC[2:0], the
		CAN_MSTS.ERRINT bit is set.
10	BOFITE	Bus-off interrupt enable
		0: When CAN_ESTS.BOFFL bit is set, CAN_MSTS.ERRINT bit is not set;
		1: When the CAN_ESTS.BOFFL bit is set, set the CAN_MSTS.ERRINT bit.
9	EPVITE	Error passive interrupt enable



Bit Field	Name	Description
		0: when CAN_ESTS.EPVFL bit is set, CAN_MSTS.ERRINT bit is not set;
		1: when CAN_ESTS.EPVFL bit is set, set the CAN_MSTS.ERRINT bit.
8	EWGITE	Error warning interrupt enable
		0: When CAN_ESTS.EWGFL bit is set, CAN_MSTS.ERRINT bit is not set;
		1: when the CAN_ESTS.EWGFL bit is set, set the CAN_MSTS.ERRINT bit.
7	Reserved	Reserved, the reset value must be maintained.
6	FOVITE1	FIFO 1 overflow interrupt enable
		0: When CAN_RFF1.FFOVR bit is set, no interrupt is generated;
		1: When CAN_RFF1.FFOVR bit is set, an interrupt is generated.
5	FFITE1	FIFO 1 full interrupt enable
		0: When CAN_RFF1.FFULL bit is set, no interrupt is generated;
		1: When CAN_RFF1.FFULL bit is set, an interrupt is generated.
4	FMPITE1	FIFO 1 message pending interrupt enable
		0: When CAN_RFF1.FFMP[1:0] bits are non-0, no interrupt is generated;
		1: When CAN_RFF1.FFMP[1:0] bits are not 0, an interrupt is generated.
3	FOVITE0	FIFO 0 overflow interrupt enable
		0: When CAN_RFF0.FFOVR bit is set, no interrupt is generated;
		1: When CAN_RFF0.FFOVR bit is set, an interrupt is generated.
2	FFITE0	FIFO 0 full interrupt enable
		0: When CAN_RFF0.FFULL bit is set, no interrupt is generated;
		1: When CAN_RFF0.FFULL bit is set, an interrupt is generated.
1	FMPITE0	FIFO 0 message pending interrupt enable
		0: When CAN_RFF0.FFMP[1:0] bits are non-0, no interrupt is generated;
		1: When CAN_RFF0.FFMP[1:0] bits are not 0, an interrupt is generated.
0	TMEITE	Transmit mailbox empty interrupt enable.
		0: When CAN_TSTS.RQCPMx bit is set, no interrupt is generated;
		1: When CAN_TSTS.RQCPMx bit is set, an interrupt is generated.
		Note: Please refer to 25.5 Section CAN interrupt.

## CAN error status register (CAN\_ESTS)

Address offset: 0x18

Reset value: 0x0000 0000

31	-		-				24	23		-	-			-	16
		1	RXE	C[7:0]	1	1	1		1	1	TXE	C[7:0]		1	
15			1	r				7	6		4	r 3	2	1	0
	1	1	1	Reserved	1	1	1			LEC[2:0]	1	Reserved	BOFFL	EPVFL	EWGFL
					•					rw			r	r	r

Bit Field	Name	Description
31:24	RXEC[7:0]	Receive error counter
		This counter is implemented according to the receiving part of the fault definition
		mechanism of CAN protocol. According to the standard of CAN, when receiving



Bit Field	Name	Description
		error, the counter is incremented by 1 or incremented by 8 according to the error
		condition; After each successful reception, the counter is decremented by 1, or
		when the value of the counter is greater than 127, its value is set to 120. When the
		value of this counter exceeds 127, CAN enters the error passive state.
23:16	TXEC[7:0]	Least significant byte of the 9-bit transmit error counter
		Similar to the above, this counter is implemented according to the sending part of
		the fault definition mechanism of CAN protocol.
15:7	Reserved	Reserved, the reset value must be maintained.
6:4	LEC[2:0]	The Last error code.
		When an error is detected on the CAN bus, the hardware is set according to the
		error situation. When the message is sent or received correctly, the hardware
		clears its value to '0'.
		The hardware does not use error code 7, and the software can set this value, so
		that the code update can be detected.
		000: there is no error;
		001: Bit padding error;
		010: wrong Format (form);
		011: Acknowledgment (ack) error;
		100: recessive dislocation (CAN transmits recessive but detect dominant on the
		bus);
		101: dominant dislocation(CAN transmits dominant but detect recessive on the
		bus);
		110: CRC error;
		111: Set by software.
3	Reserved	Reserved, the reset value must be maintained.
2	BOFFL	Bus-off flag
		When going bus-off, hardware sets this bit. When the transmission error counter
		CAN_TSTS.TXEC overflows, that is, it is greater than 255, CAN goes bus-off.
		Please refer to 25.5.1 section.
1	EPVFL	Error passive flag
		When the number of errors reaches the threshold of error passivity, the hardware
		sets the bit.
		(The value of the receiving error counter or the sending error counter is $> 127$ ).
0	EWGFL	Error warning flag
		When the number of errors reaches the warning threshold, the hardware sets the
		bit.
		(The value of the receiving error counter or the sending error counter is $\geq 96$ ).

#### CAN bit timing register (CAN\_BTIM)

Address offset: 0x1C

Reset value: 0x0023 0000

Note: This register CAN only be accessed by software when CAN is in initialization mode.



31	30	29			26	25	24	23	22		20	19			16
SLM	LBM		Rese	erved	1	RSJW	V[1:0]	Reserved		TBS2[2:0]	1		TBS	l[3:0]	
rw 15	rw			•	10	r 9	w			rw	•		r	w	0
		Reserved				BRTP[9:0]									
										r	w				

Bit Field	Name	Description
31	SLM	Silent mode (debug)
		0: Normal state;
		1: Silent mode.
30	LBM	Loop back mode (debug)
		0: Loopback mode is prohibited;
		1: Loopback mode is allowed.
29:26	Reserved	Reserved, the reset value must be maintained.
25:24	RSJW[1:0]	Resynchronization jump width
		For resynchronization, this bit field defines the upper limit of how many time
		units CAN be extended or shortened by CAN hardware in each bit.
		$t_{RJW} = t_{CAN} x (RSJW[1:0] + 1).$
23	Reserved	Reserved, the reset value must be maintained.
22:20	TBS2[2:0]	Time segment 2
		This bit field defines how many time units time period 2 occupies.
		$t_{BS2} = t_{CAN} x (TBS2[2:0] + 1).$
19:16	TBS1[3:0]	Time segment 1
		This bit field defines how many time units time period 1 occupies.
		$t_{BS1} = t_{CAN} x (TBS1[3:0] + 1)$
		For details of bit time characteristics, please refer to Section 25.4.7: bit time
		characteristics.
15:10	Reserved	Reserved, the reset value must be maintained.
9:0	BRTP[9:0]	Baud rate prescaler
		This bit field defines the time length of the time unit (tq)
		$t_q = (BRTP[9:0]+1) x t_{PCLK}$

## 25.7.4 CAN Mailbox Register

This section describes the sending and receiving mailbox registers. For more information about register mapping, refer to Section 25.4.6: message storage.

#### Tx mailbox identifier register(CAN\_TMIx)(x=0..2)

Address offset: 0x180, 0x190, 0x1A0

Reset value: 0xXXXX XXXX,X= undefined bit (except bit 0, TXRQ=0 at reset)

Notes:

- (1) This register is write-protected when the mailbox to which it belongs is waiting to be sent;
- (2) This register implements the send request control function (bit 0)-the reset value is 0.



31									21	20				16
	STDID[10:0]/EXTID[28:18]									E	XTID[17:1	3]		
	1	1	1			1	1				1		1	L
15					rw						3	rw 2	1	0
	EXTID[12:0] IDE RTR(							RTRQ	TXRQ					
						rw						rw	rw	rw

Bit Field	Name	Description
31:21	STDID[10:0]/EXTID[28:18]	Standard identifier or extended identifier
		Depending on the content of CAN_TMIx.IDE bits, these bits are either standard
		identifiers or high bytes of extended identity.
20:3	EXTID[17:0]	Extended identifier
		Low byte of extended identity.
2	IDE	Identifier extension.
		This bit determines the type of identifier used for sending messages in the
		mailbox.
		0: Use standard identifier;
		1: Use extended identifiers.
1	RTRQ	The Remote transmission request
		0: data frame;
		1: Remote frame.
0	TXRQ	Transmit mailbox request
		It is set by the software to request to send the data of the mailbox. When the data
		transmission is completed and the mailbox is empty, hardware clears it.

## Tx mailbox data length and time stamp register (CAN\_TMDTx)(x=0..2)

When the mailbox is not empty, all bits in this register are write-protected.

Address offset: 0x184, 0x194, 0x1A4

Reset value: undefined

31														16
	1					MTIM	[[15:0]							
15	1	11			9	r 8	w 7			4	3	I		
			Reserved	1	1	TGT		Rese	erved			DLC	[3:0]	
	•					rw						rv	N	

Bit Field	Name	Description
31:16	MTIM[15:0]	Message time stamp This field contains the value of the 16-bit timer at the time of sending the message SOF.
15:9	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description
8	TGT	Transmit global time This bit is valid only when the CAN is in time-triggered communication mode, that is, the CAN_MCTRL.TTCM bit is set. 0: Do not send the time stamp CAN_TMDTx.MTIM[15:0]; 1: send the time stamp CAN_TMDTx.MTIM[15:0]. In a message of length 8, the time stamp CAN_TMDTx.MTIM[15:0] is the last two bytes sent: CAN_TMDTx.MTIM[7:0] is the seventh byte and CAN_TMDTx.MTIM[15:8] is the eighth byte. They replace the data written in CAN_TMDHx[31:16] (CAN_TMDLx.DATA6[7:0] and CAN_TMDLx.DATA7[7:0]). In order to send the 2 bytes of the timestamp, DLC must be programmed to 8.
7:4	Reserved	Reserved, the reset value must be maintained.
3:0	DLC[3:0]	Data length code This field specifies the data length of the data message or the data length requested by the remote frame. One message contains 0 to 8 bytes of data, which is determined by DLC.

## Tx mailbox low byte data register(CAN\_TMDLx) (x=0..2)

When the mailbox is not empty, all bits in this register are write-protected.

Address offset: 0x188, 0x198, 0x1A8

#### Reset value: undefined

31		 		 	24	23	 			 	16
		DATA	3[7:0]	 1				DATA	.2[7:0]		
15		 rv	w		8	7		r	w	 	0
	1	DATA	1[7:0]					DATA	.0[7:0]		
		 rv						r			

Bit Field	Name	Description
31:24	DATA3[7:0]	Data byte 3
		Data byte 3 of the message.
23:16	DATA2[7:0]	Data byte 2
		Data byte 2 of the message.
15:8	DATA1[7:0]	Data byte 1



Bit Field	Name	Description
		Data byte 1 of the message.
7:0	DATA0[7:0]	Data byte 0
		Data byte 0 of the message.
		Note: the message contains 0 to 8 bytes of data, starting from byte 0.

### Tx mailbox high byte data register(CAN\_TMDHx) (x=0..2)

When the mailbox is not empty, all bits in this register are write protected.

Address offset: 0x18c, 0x19c, 0x1ac

Reset value: undefined

31							24	23		 				16
	1	1	DATA	7[7:0]	1	1	1			DATA	6[7:0]	1	1	
15			r	w			8	7		r	w			0
	1	1	DATA	.5[7:0]		1				DATA	4[7:0]	1	1	
•			r	w		•			•	r	w	•		

Bit Field	Name	Description
31:24	DATA7[7:0]	Data byte 7
		Data byte 7 of the message.
		Note: If the CAN_MCTRL.TTCM bit is '1' and the CAN_TMDTx.TGT bit of this mailbox is also '1', then DATA7 and DATA6 will be replaced by TIME stamps.
23:16	DATA6[7:0]	Data byte 6
		Data byte 6 of the message.
15:8	DATA5[7:0]	Data byte 5
		Data byte 5 of the message.
7:0	DATA4[7:0]	Data byte 4
		Data byte 4 of the message.

#### Receive FIFO mailbox identifier register (CAN\_RMIx) (x=0..1)

Address offset: 0x1B0, 0x1C0

Reset value: undefined

Note: All receiving mailbox registers are read-only.



31										21	20				16
	I	1	I	STDID[	' 10:0]/EXTI	D[28:18]	I	I	1	I		E	' XTID[17:1	3]	1
	I	1	1	1	I	1	1	1	1	I		1	1	1	1
					r								r		
15												3	2	1	0
			1		I	EXTID[12:0	)]		1	1			IDE	RTRQ	Reserved
			1			r							r	r	

Bit Field	Name	Description
31:21	STDID[10:0]/EXTID[28:18]	Standard identifier or extended identifier
		Depending on the content of CAN_RMIx.IDE bits, these bits are either standard identifiers or high bytes of extended identity.
20:3	EXTID[17:0]	Extended identifier
		Low byte of extended identity.
2	IDE	Identifier extension.
		This bit determines the type of identifier used for sending messages in the mailbox.
		0: Use standard identifier;
		1: Use extended identifiers.
1	RTRQ	Remote transmission request
		0: data frame;
		1: Remote frame.
0	Reserved	Reserved, the reset value must be maintained.

## Receive FIFO mailbox data length and time stamp register(CAN\_RMDTx)( x=0..1)

Address offset: 0x1B4, 0x1C4

Reset value: undefined

Note: All receiving mailbox registers are read-only.

31		1	1	1	1	1	1								16
							MTIM	1[15:0]							
	1	1	1	1	I	1		r	II				II		
15							8	7			4	3			0
			FMI	[7:0]		'			Rese	rved			DLC	[3:0]	
				r									r		

Bit Field	Name	Description
31:16	MTIM[15:0]	Message time stamp



Bit Field	Name	Description
		This field contains the value of the 16-bit timer at the time of sending the message SOF.
15:8	FMI[7:0]	Filter match index Here is the filter serial number of the information transfer stored in the mailbox. For details of identifier filtering, please refer to 25.4.5 Section: Identifier filtering.
7:4	Reserved	Reserved, the reset value must be maintained.
3:0	DLC[3:0]	Data length code This field indicates the data length (0~8) of the received data frame. For remote frame requests, the data length DLC is always 0.

### Receive FIFO mailbox low byte data register(CAN\_RMDLx)( x=0..1)

Address offset: 0x1B8, 0x1C8

Reset value: undefined

#### Note: All receiving mailbox registers are read-only.

31	-			-			24	23		-				16
		I	DATA	.3[7:0]	I	I	I			I	DATA	.2[7:0]	I	I
		1	I	r	1	1	1		1	1		r	1	
15	-				-		8	7						 0
			DATA	' .1[7:0]	1	1	1			1	DATA	.0[7:0]	1	
				r						!		r		

Bit Field	Name	Description
31:24	DATA3[7:0]	Data byte 3
		Data byte 3 of the message.
23:16	DATA2[7:0]	Data byte 2
		Data byte 2 of the message.
15:8	DATA1[7:0]	Data byte 1
		Data byte 1 of the message.
7:0	DATA0[7:0]	Data byte 0
		Data byte 0 of the message.
		Note: the message contains 0 to 8 bytes of data, starting from byte 0.



## Receive FIFO mailbox high byte data register(CAN\_RMDHx) (x=0..1)

Address offset: 0x1BC, 0x1CC

Reset value: undefined

Note: All receiving mailbox registers are read-only.

31					•	24	23					16
		DATA	7[7:0]						DATA	6[7:0]		
15		I		•		8	7		I			0
		DATA	5[7:0]		1	1		1	DATA	4[7:0]		
	•	1			•		•			r		

Bit Field	Name	Description
31:24	DATA7[7:0]	Data byte 7
		Data byte 7 of the message.
23:16	DATA6[7:0]	Data byte 6
		Data byte 6 of the message.
15:8	DATA5[7:0]	Data byte 5
		Data byte 5 of the message.
7:0	DATA4[7:0]	Data byte 4
		Data byte 4 of the message.

## 25.7.5 CAN Filter Register

## CAN filter master control register (CAN\_FMC)

Address offset: 0x200

Reset value: 0x2A1C 0E01

Note: The unreserved bits of this register are completely controlled by software.

31	_			_							_				16
	I	I	I	I	I	I	Rese	rved	I	I	I	I	I	I	
	I	1	1	1	1	1	1	1	1	1	1	1	1	1	
15														1	0
							Reserved								FINITM
L	1	1		1	1	1	1		1	1		1	1		rw

Bit Field	Name	Description
31:1	Reserved	Reserved, the reset value must be maintained.



Bit Field	Name	Description
0	FINITM	Filter init mode
		Initialization mode settings for all filter groups.
		0: The filter group works in normal mode;
		1: The filter group works in initialization mode.

#### CAN filter mode register (CAN\_FM1)

Address offset: 0x204

Reset value: 0x0000 0000

Note: You can only write to this register when you set CAN\_FMC.FINITM bit and put the filter in initialization mode.

31	_														16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	FB13	FB12	FB11	FB10	FB9	FB8	FB7	FB6	FB5	FB4	FB3	FB2	FB1	FB0
	•	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained.
13:0	FBx	Filter mode Working mode of filter group X
		<ul><li>0: Two 32-bit registers of CAN_FiRx work in identifier mask mode;</li><li>1: Two 32-bit registers of CAN_FiRx work in identifier list mode.</li></ul>

#### CAN filter scale register (CAN\_FS1)

Address offset: 0x20C

Reset value: 0x0000 0000

Note: You can only write to this register when you set CAN\_FMC.FINITM bit and put the filter in initialization mode.

31		_													16
	1	1	I	1	I	I	Rese	erved	I		I		I	I	1
	1	1	I	I	1	1		1	1	I			1		L
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	FSC13	FSC12	FSC11	FSC10	FSC9	FSC8	FSC7	FSC6	FSC5	FSC4	FSC3	FSC2	FSC1	FSC0
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw



Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained.
13:0	FSCx	Filter scale configuration
		Bit width of filter group x (13~0).
		0: The filter bit width is 2 16-bits;
		1: The filter bit width is a single 32-bit.

#### CAN filter FIFO assignment register (CAN\_FFA1)

Address offset: 0x214

Reset value: 0x0000 0000

Note: You can only write to this register when you set CAN\_FMC.FINITM bit and put the filter in initialization mode.

														17	16
									1	1		1	1	Rese	erved
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	FAF13	FAF12	FAF11	FAF10	FAF9	FAF8	FAF7	FAF6	FAF5	FAF4	FAF3	FAF2	FAF1	FAF0
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained.
13:0	FAFx	<ul> <li>Filter FIFO assignment for filter x</li> <li>After the message is filtered by a certain filter, it will be stored in its associated</li> <li>FIFO.</li> <li>0: the filter is associated to FIFO0;</li> <li>1: the filter is associated to FIFO1.</li> </ul>

#### CAN filter activation register (CAN\_FA1)

Address offset: 0x21C

Reset value: 0x0000 0000

31															16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	FAC13	FAC12	FAC11	FAC10	FAC9	FAC8	FAC7	FAC6	FAC5	FAC4	FAC3	FAC2	FAC1	FAC0
		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw



Bit Field	Name	Description
31:14	Reserved	Reserved, the reset value must be maintained.
13:0	FACx	<ul> <li>Filter active</li> <li>The software sets '1' for someone to activate the corresponding filter. The corresponding filter register i(CAN_FiR[2:1]) can only be modified after the CAN_FA1.FACx bit is cleared or the CAN_FMC.FINITM bit is set.</li> <li>0: The filter is disabled;</li> <li>1: The filter is activated.</li> </ul>

## CAN filter i register x (CAN\_FiRx) (i=0..13;x=1..2)

Address offset: 0x240h, 0x31C

Reset value: undefined

Note: 14 groups of filters:  $i = 0 \dots 13$ . Each group of filters consists of two 32-bit registers, CAN\_FiR[2:1]. Only when the corresponding CAN\_FA1.FACx bit is cleared or the CAN\_FMC.FINIT bit is set, the corresponding filter register can be modified.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FBC31	FBC30	FBC29	FBC28	FBC27	FBC26	FBC25	FBC24	FBC23	FBC22	FBC21	FBC20	FBC19	FBC18	FBC17	FBC16
rw 15	rw 14	rw 13	rw 12	rw 11	rw 10	rw 9	rw 8	rw 7	rw 6	rw 5	rw 4	rw 3	rw 2	rw 1	rw 0
FBC15	FBC14	FBC13	FBC12	FBC11	FBC10	FBC9	FBC8	FBC7	FBC6	FBC5	FBC4	FBC3	FBC2	FBC1	FBC0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit Field	Name	Description
31:0	FBC[31:0]	Filter bits
		Identifier pattern
		Each bit of the register corresponds to the level of the corresponding bit of the expected identifier.
		0: the corresponding bit is expected to be dominant;
		1: The corresponding bit is expected to be recessive.
		Mask bit pattern
		Each bit of the register indicates whether the corresponding identifier register bit must be consistent with the corresponding bit of the expected identifier.
		0: Don't care, this bit is not used for comparison;
		1: Must match, and the incoming identifier bit must be consistent with the identifier register bit corresponding to the filter.

Notes:



- (1) According to the different settings of filter bit width and mode, the functions of the two registers in the filter bank are different. For the mapping of filters, function description and association of mask registers, refer to 25.4.5 Section: identifier filtering.
- (2) Mask/identifier register in mask mode has the same definition as register bit in identifier list mode.
- (3) See for the address of the filter bank register Table 25-4.



# 26 Secure Algorithm Co-processor (SAC)

Secure algorithm co-processor supports a variety of algorithms hash cryptographic algorithm acceleration, which can greatly improve encryption and decryption speed compared with pure software algorithms.

The hardware-supported algorithms are as follows:

- Supports the AES symmetric algorithm
  - Supports 128 bits, 192 bits, and 256 bits keys
  - Supports CBC, ECB, and CTR modes
- Supports true random number generation
- Supports SM4 algorithm

Note: For information regarding the performance and use of cryptographic algorithms, please contact the sales representatives of Nsing Technology.



# 27 Debug Support (DBG)

# 27.1 Overview

N32G032 uses Cortex<sup>®</sup>-M0 core, which integrates hardware debugging module. Supportting instruction breakpoint (stop when instruction fetches value) and data breakpoint (stop when data access). When the core is stopped, the user can view the internal state of the core and the external state of the system. After the user's query operation is completed, the core and peripherals can be restored, and the corresponding program can continue to be executed.

The hardware debugging module of the N32G032 core can be used when it is connected to the debugger (when it is not disabled).

N32G032 supports the following debugging interfaces:

• Serial interface




Figure 27-1 Block Diagram of N32G032 Level and Cortex<sup>®</sup>-M0 Level Debugging

The ARM Cortex<sup>®</sup>-M0 core hardware debugging module can provide the following debugging functions:

- SW-DP: Serial debugging port
- AHP-AP: AHB access port
- BPU: Breakpoint generation
- DWT: Data watchpoint trigger



Reference:

- Cortex<sup>®</sup>-M0 Technical Reference Manual (TRM)
- ARM debug interface V5
- ARM CoreSight design kit revision r1p0 version technical reference manual

## **27.2 SWD Function**

The debugging tool can call the debugging function through the above-mentioned SWD debugging interface.

## 27.2.1 Pin Assignment

SWD (serial debug) interface consists of two pins: SWCLK (clock pin) and SWDIO (data input and output pin) to provide two-pin interface.

The pin assignment of SWD debug interface is shown in the following table:

#### Table 27-1 Debug Port Pin

Debug Port	Pin Assignment
SWDIO	PA13
SWCLK	PA14

# **N**SING

# 28 Unique Device Serial Number (UID)

# **28.1 Introduction**

MCU series products have two built-in unique device serial numbers with different lengths, namely 96-bit UID (Unique device ID) and 128-bit UCID (Unique Customer ID). These two device serial numbers are stored in the system configuration block of the Flash memory, and the information is programmed during manufacture, and any MCU microcontroller is guaranteed to be unique under any circumstances. It can be read by user applications or external devices through CPU or SWD interface and cannot be modified.

UID is 96 bits, which is usually used as serial number or password. When writing Flash memory, this unique identifier is combined with software encryption and decryption algorithm to further improve the security of code in Flash memory, and it can also be used to activate secure bootloader with security function.

UCID is 128 bits and complies with the definition of the Nations Technologies chip serial number. It contains information about chip production and version.

In addition to the above two device serial numbers, there is also a 32-bit DBGMCU\_ID, which contains the chip version number, chip model, and Flash/SRAM capacity information.

# 28.2 UID Register

Start address: 0x1FFF\_F4FC, 96 bits in length.

# 28.3 UCID Register

Start address: 0x1FFF\_F4D0, 128 bits in length.

# 28.4 DBGMCU\_ID Register

Start address: 0x1FFF\_F508, 32 bits in length. For different bytes, the low byte comes first and the high byte follows; for the same byte, the high byte comes first and the low byte follows.

Description	Size	Remark		
	4bit	The lower 4 bits of the chip version number.		
Chip version number	4bit	The upper 4 bits of the chip version number.		
		The upper 4 bits of the device model number.		
	4bit	The device model consists of 12 high, middle and		
Chip model		low bits, representing the model of the chip.		
	4bit	The middle 4 bits of the device model number.		
	4bit	The lower 4 bits of the device model number.		
	41-:4	Flash capacity indicator.		
Flash capacity	4bit	16KB as unit, Flash size = N * 16KB		
	41	SRAM capacity indicator.		
SRAM capacity	4bit	4KB as unit, SRAM size = N * $4$ KB		



Reserved	4bit	Keep it all 1.



# **29 Version History**

Version	Date	Changes
V2.3.0	2023.8.23	Initial version



## **30 Disclaimer**

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD.(Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections. enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merch antability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.