

## N32G032x6/x8

## **Product Brief**

The N32G032 series adopts a 32-bit ARM Cortex-M0 core, with a maximum operating frequency of 48MHz, integrated up to 64KB Flash, 16KB SRAM, 1x12-bit 1Msps ADC, 1xOPAMP, 3xCOMP, integrated multiple U(S)ART, I<sup>2</sup>C, SPI, CAN communication interfaces, and a built-in hardware-accelerated encryption engine.

#### **Key Features**

- CPU core
  - 32-bit ARM Cortex-M0 core, supporting Single-cycle hardware multiply instruction
  - Frequency up to 48MHz
- Memories
  - Up to 64Kbyte of embedded Flash memory with ECC
    - 1. Supports encryption, multi-user partition, data protection
    - 2. 100,000 erase/write cycles, and 10 years data retention
  - Up to 16KByte of SRAM with hardware parity check
- Low power management
  - STOP mode: RTC operate, 16KByte SRAM retained, CPU register retained, all IOs retained, supports fast wake up with 20us
  - Power down mode: supports wakeup from 3 IOs
- Clock
  - HSE: 4MHz~20MHz high-speed external crystal oscillator
  - LSE: 32.768KHz low-speed external crystal oscillator
  - HSI: High-speed internal RC 8MHz
  - LSI: Low-speed internal RC 30KHz
  - Built-in high-speed PLL
  - Supports 2 clock outputs, which can be configured as system clock, HSI, HSE, LSI, LSE, and PLL clock output that be divided.
- Reset
  - Supports power-on, power-down, and external pin reset
  - Supports watchdog reset
- GPIOs

1 / 18



- Up to 56 GPIOs
- Support multiplexed functions
- Communication interfaces
  - 6x U(S)ART interfaces
    - 1. 2x USART interfaces (support 1xISO7816, 1xIrDA, LIN)
    - 2. 4x UART interfaces
    - 3. The rate is up to 3 Mbps
    - 4. Support waking up from STOP mode
  - 3x SPI interfaces, the rate is up to 12 MHz, one of which supports I<sup>2</sup>S communication
  - 2x I<sup>2</sup>C interfaces, the rate is up to 1 MHz, which can be configured in master/slave mode and support dual address response in slave mode. Support dual-level communication, allowing selection normal level (signal level matches chip VDD) and low level (chip VDD 3.3V or 5V, signal level 1.8V).
  - 1x CAN 2.0A/B bus interface
- Analog interfaces
  - 1x 12bit 1Msps ADC, up to 16 external single-ended input channels
  - 1x operational amplifier with built-in up to 32 times programmable gain amplifier(PGA)
  - 3x high-speed analog comparators which built-in 64-level adjustable comparison reference
- DMA controller
  - 1x high-speed DMA controller
  - Each controller supports 8 channels
  - Channel source address and destination address can be configured arbitrarily
- RTC real-time clock
  - Supports leap year perpetual calendar, alarm event, periodic wake up, support internal and external clock calibration
- Beeper
  - 2x Beepers
  - Supports complementary output
  - The drive capacity up to 16mA
- Timers and counters
  - 2x 16bit advanced timers

Tel: +65 69268090 Email: sales@nsing.com.sg



- 1. Support input capture, complementary output, quadrature encoding input
- 2. Each timer has 4 independent channels, with 3 channels support 6 pairs complementary PWM outputs
- 2x 16bit general-purpose timers
  - 1. Support input capture, output comparsion, and PWM output
  - 2. Each timer has 4 independent channels
- 1x 16bit basic timer
- 1x 16bit low power timer
- 1x 24bit SysTick timer
- 1x 7bit Window Watchdog (WWDG)
- 1x 12bit Independent watchdog (IWDG)
- Programming methods
  - Supports SWD online debugging interface
  - Supports UART Bootloader
- Hardware divider (HDIV) and square root(SQRT)
- Security features
  - Built-in hardware acceleration engine for cryptographic algorithm
  - Supports AES, SM4 algorithms
  - Flash memory encryption, multi-user partition Management Unit (MMU)
  - True random number generator(TRNG)
  - CRC16/32 calculation
  - Supports write protection(WRP), multiple read protection(RDP) levels (L0/L1/L2)
  - Supports external clock failure detection, tamper detection
- 96-bit UID and 128-bit UCID
- Operating conditions
  - Operating voltage range: 1.8V~5.5V
  - Operating temperature range: -40°C~105°C
  - ESD: ±4KV (HBM model), ±1KV (CDM model)
- Packages
  - UFQFPN20(3mm x 3mm)

3 / 18




- TSSOP20(6.5mm x 4.4mm)
- QFN32(5mm x 5mm)
- LQFP32(7mm x 7mm)
- LQFP48(7mm x 7mm)
- LQFP64(10mm x 10mm)
- WLCSP25(2.128mm x 2.065mm)
- Ordering information

Reference	Part Number			
N32G032x6	N32G032F6U7, N32G032F6S7, N32G032P6W7, N32G032K6L7, N32G032K6Q7			
N32G032x8	N32G032F8S7, N32G032P8W7, N32G032K8L7, N32G032C8L7, N32G032R8L7			



## **1** Naming Convention

Figure 1-1 N32G032 Series Part Number Information





## 2 Product Configurations

Device		N32G032 F6U7	N32G032 F6/8S7	N32G032 P6/8W7	N32G032 K6Q7	N32G032 K6/8L7	N32G032 C8L7	N32G032 R8L7	
Flash capacity (KB)		32	32/64	32/64	32	32/64	64	64	
SRAM capacity (KB)		8	8/16	8/16	8	8/16	16	16	
CPU frequency		ARM Cortex-M0 @48MHz							
Operating conditions		1.8~5.5V/-40~105°C							
	General	2							
	Advanced	2							
Timers	Timers Basic	1							
	LPTIM	1							
	RTC	1							
	SPI		1 2 3				3		
	I <sup>2</sup> S	1							
	I <sup>2</sup> C	2							
Communication interfaces	USART	2							
interfaces	UART	1		2					
	LPUART	2							
	CAN	1							
GPIO		16	)	21	28	26	40	56	
DMA Number of cl	DMA Number of channels		1x 8Channel						
12bit ADC Number of channels		1x 7Channel	1x 9Channel	1x 10Channel	1x 10Channel	1x 10Channel	1x 10Channel	1 16Channel	
OPA/COMP		1/2	1/3	1/2	1/3	1/3	1/3	1/3	
Beeper	r	2 1 2							
Algorithm s	upport	AES, SM4, CRC16/CRC32, TRNG							
Security prot	tection	Read and write protection (RDP/WRP), storage encryption, partition protection							
Package	es	UFQFPN20	TSSOP20	WLCSP25	QFN32	LQFP32	LQFP48	LQFP64	

Table 2-1 N32G032 Series Resource Configuration




## nsing.com.sg

#### **3** Packages


3.1 LQFP64 Package

#### 3.1.1 LQFP64 Pin Assignment










#### 3.1.2 LQFP64(10mm x 10mm) Package Dimentsions




#### 3.2 LQFP48 Package










#### 3.2.2 LQFP48(7mm x 7mm) Package Dimensions




## 3.3 LQFN32 Package

### 3.3.1 LQFN32 Pin Assignment




#### 3.3.2 LQFN32(7mm x 7mm) Package Dimensions






# 3.4 QFN32 Package3.4.1 QFN32 Pin Assignment



#### 3.4.2 QFN32(5mm x 5mm) Package Dimensions




12 / 18




## 3.5 UFQFPN20 Package

#### 3.5.1 UFQFPN20 Pin Assignment






#### 3.5.2 UFQFPN20(3mm x 3mm) Package Dimensions






#### **3.6 WLCSP25 Package**

#### 3.6.1 WLCSP25 Pin Assignment



#### 3.6.2 WLCSP25(2.128mm x 2.065mm) Package Dimensions




15 / 18




#### 3.7 TSSOP20 Package

#### 3.7.1 TSSOP20 Pin Assignment



#### 3.7.2 TSSOP20(6.5mm x 4.4mm) Package Dimensions



16 / 18



## 4 Version History

V1.0.0 2020.6.10 Initial document   V2.0.0 2021.1.12 Update version   1) The clock output in the key features has been changed to two channels, with autor for LSE and LSI 2) Removed the volume label from the naming convention in chapter 1   V2.1.0 2022.7.14 3) Added N32G032K8L7   4) Removed programmable low voltage detection and reset from the key features	
V2.1.0 2022.7.14	
for LSE and LSI2) Removed the volume label from the naming convention in chapter 13) Added N32G032K8L7	
5) Removed FISC-related content 6) Deleted N32G032C8Q7 and added N32G032F8S7	-



#### nsing.com.sg

#### 5 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD.(Hereinafter referred to as NSING).

This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections. enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.